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SECTION I
SUMMARY
1.1
	
Prc_;ect Synopsis
This report summarizes the experience gained in developing and
applying Solid State Power Controller (SSPC) technology at high
vol;:age DC (IIVDC) potentials and power levels of up to 25 KW. This
program extended from January, 1979, through June, 1981, under the
direction of the NASA-Lewis Research Center on contract
NAS3-21755. The program consisted of seven tasks which are
summarized as follows.
The PRELIMINARY ANALYSIS AND TRADE-OFF STUDIES, Tasks I and I1,
focused on HVDC switching devices and power switching concepts.
Emphasis was placed on selecting devices and circuit concepts that
would meet the performance requirements and stresses encountered in
HVDC load switching applx^ations.
The DESIGN ANALYSIS, FABRICATION AND EVALUATION, Tasks III
through V, re,-ulte.d in the design and developmer,t of three types of
HVDC switchgear:
a. 25A/1 KVDC SCR-type power switch SSPC;	 ..^
i
b. 8OA/400 VDC "Hybrid" electro-mechanical solid state circuit
breaker (EM/SSCB) with solid state commutation; and,
C. 50A/400 VDC transistor-type power switch SSPC.
1-1
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	1.1	 Protect Synopsis ( Continued)
Tasks VI and VII, ENGINEERING MODELS, produced prototype
designs of the EM/SSCE and the transistor - type SSPC concepts.
These were successfully t.,.;ted according to formulated test plans
with the transistor-type 3bPC design demonstrating the capability
of operation in a vacuum environment.
	
1.2	 Accomplishments
The following is a list of significant program accomplishments:
a. Circuit technology has been develcped and demonstrated that
establishes the technical feasibility of HVDC switchgear
rated at 25 to 80A for applications at potentials from 200
VDC to 1100 VDC.
b. Critical IIV .;emir.onductor devices have been selected and
successfully utilized that meet the stress of lIV/high power
load control.
C. Three innovative switchgear designs have been developed
utilizing different HV/power swit-Ch elements that offer
various advantages for System imp'.ementation.
d. Excelient operating efficiencies, in excess of 99.5%, were
obtained that would enhance overall system efficiency and
reduce SSPC heat sinking r,^grirements.
e. A total of seven packa,,ed brassboards and prototype units
were successfully environmentally tasted for varied and
diverse loads, voltage variations, and transient conditions
that verify the SSPC capabi:i c y to opeiate under conditions
encou:itered in system application.
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	1.2	 Accomplishments (Continued)
f. The success of vacuum tests verified the capability of IiVDC
SSPC operation in this environment.
g. Performance specifications for the three HVDC SSPC versions
are included as an appendix to this report.
	
1.3	 Conclusions and Recommendations
This program has demonstrated the technology readiness of HVDC
SSPC's with current ratings of up to 8OA in the range of 200 VDC to
1100 VDC. The successful development of the three types of HVDC
switchgear offers the user options that can result in optimization
to a given application. Table 1-1 is a matrix of important
parametric considerations for the three designs. One capability
that was not included is vacuum operation, for which the
transistor-type SSPC was successfully vacuum tested and the other
two types are also compatible. For this application, the EPI;SSCB
hybrid device would require hermetic sealing and other
considerations which Westinghouse and others have already
demonstrated in numerous high altitude/space circuit designs.
1-3
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1.3	 C'nnclusions and Recommendations (Continued)
A recommendation concerning the SSPC packaging design is a
result of the vacuum test of the 50A/300 VDC SSPC: the 950C
temperature rise of the power switch transistors required the SSPC
mounting plate temperature to be maintained at 10 0 C maximum for
reliable operation (based on AS-4613, Class A, Reliability
Criteria). Thermal conduction efficiency can be improved by using
an integral base-heat sink design and polished finishes on the SIOPC
base and mounting surfaces (see Paragraph 9.4.3 on Page 9-26).
This will result in a 50 0 C maximum mounting plate temperature for
reliable operation - a significant improvement. This type of
construction is recommended for high power SSPC's.
Table 1-1
HVDC Switchgear Matrix
Parameter SCR-_Type EM/SSCB Transtr._Type Units
Power Switch Configuration SP-NO SP-Latch SP-NO -
Voltage 5,00-1100 200-400 200-400 VDC
Current .5 80 50 ADC
Overload Protection Yes No Yes -
Short Circuit Protection No No Yes -
Switch Drop/Efficiency 2 1 3
Size/Weight 3 1 2
*Numerical values are in order of desirability.
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1.3	 Conclusions and Recommendations (Continued)
The following recommendations are made for further HVDC SSPC
developments:
1. The EM/SSCB effort demonstrated the feasibility of this
concept for HVDC load switching. The advantages of not
requiring standby load power and having low contact drop
are desirable in many applications. Further effort is
recommended to increase power rating (operating voltage
particularly) and to provide a completely solid state
commutation circuit.
2. The power switch for the transistor-type HVDC SSPC utilizes
a complimentary PNP-NPN Darlington power stage which has
been advantageously used for 120 VDC and 270 VDC SSPC's.
The 400 VDC application appears to be a limit, at least for
the present, because of the PNP power transistor
technology. The NPN and PNP transistors used were rated at
500-550 VCEO; the soon to be available NPN bipolar and
N-Channel Field Effect power devices in excess of 1000 VDC
ratings warrants their evaluation for switching
applications and at HVDC potentials, especially Above 400
VDC. Also a hybrid Darlington power stage consisting of a
FET driving a bipolar should be evaluated fcr improving
power gain, size, weight, and current ratings.
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1.3
	
Conclusions and Recommendations (Continued)
3. Currently, there is considerable effort in developing gate
turn-off thyristors (GTO) and ratings of up to 600A;1600V
are available. For applications above 25 KW and 1000 VDC
and higher, GTO power switch development and evaluation is
recommended to provide significant commutation circuit size
reductions.
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SECTION II
INTRODUCTION
2.1	 Background
Analysis of future near Earth Energy needs has identified a
variety of missions in spacecraft configurations requiring
significant increases in electrical paver beyond the ten kilowatt
level. In seeking to extend Space Shuttle capabilities and to
establish low cost semi-permanent space stations in near Earth,
several electrical components, circuit control techniques, and power
distribution systems are required to provide a technology base for
future space systems in the multi-KW to megawatt power levels.
Recent space station studies have identified high voltage DC
power control equipment as a specific technology that requires
development. At the 270/300 VDC level, switchgear is under
development for both distribution busses and spacecraft 'uafls for
the 25 to 100 KW power levels appropriate for near term ,-pa:e power
systems such as Space Construction Bases and Large Power Modules.
Above 100 KW, thc: experience of utility power companies
indicates that voltages of up to I kilovolt may be required for
power distribution and transmission over extended distances on large
base power generation and manufacturing bases. This program is
directed to determine feasibility of high voltage switchgear capable
of controlling 25 KW of electri-al Lower.
2-1
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	2.2	 Objectives
Originally, the objective of this program was to develop one
kilovolt-level switchgear modules for 25 KW distrijution
applications. Analytical study, experimental analysis, and
breadboard evaluation were to be used to develop and demonstrate
switchgear concepts and feasibility.
Niue months into the program, in September, 1979, the program
was amended to extend the operating voltage range from 500-1100 VDC
to 200-1100 VDC. Based upon subsequent evaluations, engineering
models were to be designed, fabricated, and evaluated that would be
capable of operation in a vacuum.
	
2.3	 Outline of Tasks
To accomplish these objectives the program was divided into
seven tasks as follows. Originally, the program consisted of three
technical tasks which were amended upon the completion of Tasks I
and II to increase the scope of Task III and to add Tasks IV through
VII.
Task I	 - Preliminary Analysis
Task I	 - Trade-Off Studies
Task III - Switchgear Design Evaluation and Analysis
Task IV - Design and Fabrication
Task V	 - Breadboard Test and Evaluation
Task V1 - Engineering Modules; Design and Fabrication
Task VII - Test and Evaluation
2.4	 Specifications for HVDC Switchgear.
Parameter Type A Type B
a. Rated Operating Voltage 1000 + 100 VDC 300 + 100 VDC
b. Operating Voltage Range 500-1100 VDC 200-400 VDC
c. Output Current 25 Amperes 80 Amperes
d. Control Voltage 28 + 7 VDC 28 + 7 VDC
e. Turn-On Voltage 3 + 1 VDC 3 + 1 VDC
f. Turn-Off Voltage 3 + 1 VDC 3 + 1 VDC
g. Turn-On Time 0.01 to 10 m°ec. 0.01 to
	 10 msec.
h. Turn-Off Time 0.01 to 10 msec. 0.01 to	 10 msec.
i. Max. Volt Drop @ Rated Load 3.0 VDC 0.2 VDC
j. Power Dissipation ON Max. 250 Watts 20 Watts
k. Power Dissipation OFF Max. 3 Watts 0.2 Watts
1. Power Dissipation TRIP, Max. 25 Watts -
m. Efficiency @ Rated Load, Min. 99% 99%
n. Control Current 10 ma. 10 ma.
C' . Load Current, Min.
p. Fault Response Time
q. Operating Temperature
r. Operating Environment
S. Non-Operating Survivability
0 @ Rated Voltage
	 0 @ Rated Voltage
3 psec.	 3 psec.
40 to 100°C	 40 to 100°C
Typical Vacuum and Zero ffg"
Typical Spacecraft Launch
Shock and Vibration
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SECTION III
PRELIMINARY ANALYSIS (TASK I)
	
3.1
	
Task Objectives
a. Investigate and evaluate high voltage switching devices
such as contactors, relays, semiconductors, and current
limiters to identify the most qualified single device or
combinati.in of devices as the main switching elements of
the HVDC switchgear.
b. Assume power sources for analysis and circuit simulation
will be -.olar cell arrays or a DC-DC inverter of the
"bridge" or "series-resonant" type.
c. Consider load control and compatibility including
resistance, inductance, capacitance, and motor load
characteristics.
r.. Define switchgear models and/or circuit concepts to
accomplish the specified switching and protection functions.
	
3.2	 Task Realignment
Early in this task, the objectives were redefined and modified
to provide a direction and alignment with NASA's plans and
objectives. These changes were as follows:
a. Assume a 1000V/25A solar array power source with 50A
maximum fault current capability for SSCB interrupting and
commutation considerations
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3.2	 Task Reali_&!merit (Continued)
b. ElivAnate the proposed evaluation of a transistor power
switch as the availability of adeyuatt, HV power transistors
for this application was too far out in the future. This
allowed program effort to be focused on the two most
feasible candidates, the P..le(:ti -o-itit'cllHllical-SCR, and the
total SCR power switch versions.
C. Delete the plan to develop a 1 KV input, 28 VDC output,
power supply in favor of utilizing a 28 VDC control
signal. This hae the a-vantag..: of enabling the SSCB to
function as ari electrically-held relay or breaker as well
as allowing more effort to be spent. on the basic
development problem, 11V1)C poker switching.
d. Evaluate the need for overload protection - the advantage
of circuit simplicity in the StiCH would be traded off
ag,iinst SSC13 continuous overload capability and the system
consequences of contin:ious overload flow.
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3.3	 SCR-Commutated Power Switch Description
The elect ro-mechanical and SCR power switches were selected as
the most feasible upon the basis of capability to perform HVDC load
switching and upon the availability of the necessary components.
Both approaches utilize solid state controlled commutation: the
c.ectro-mechanical power switch requires commutation to preclude
contact burning while the SCR power switch requires forced
commutation to achieve current interruption.
Figure 2-1 depicts a simplified HVDC power switch circuit with
SCR commutation. This circuit diagram applies to both the
electro-mechanical and SCR versions with the exception that the
contact arc sensing circuit is not required for the SCR-type power
switch element.
3.3.1	 Performance Scenario
Referring to Figure 3-1, assume that the power switch is an
electro-mechanical contactor, is closed and carrying load current.
When the power contact is opened by a trip signal, the arc
detection circuit senses contact opening and "signals" the
commutation firing circuit to initiate commutation by providing
gate signals to SCR1 and SCR2. The conduction of SCR1 and SCR2
causes the removal of load current from the power switch for a
brief period of time, determined by the values of L, C, VDC, and
IL. This allows the power switch to change to the rionconductive,
voltage blocking state. The function of the recharge circuit is to
maintain an adequate charge in rorm:-^utation Capacitor C, to assure
power switch turn-off.
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FiAul y 3-1
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3.3.1	 Circuit^eration
Referring to Figures 3-1 and 3-2, assume that Capacitor. C has
been charged to the V source potential of the polarity shown prior
to the power switch contact opening. SCR1 and SCR2 effectively
isolate C from source, power switch ; and load to assure successful
commutation operations. When the contact opens, an arc is sensed
by the contact arc detection circuit, initiating a short time delay
to allow the contacts to get separated an amount sufficient to
guarantee the arc will not reignite when extinguished. When the
time delay is complete, commutation is initiated by the commutation
firing circuit which sends current pulses to SCR1 and SCR2 gates
simultaneously, coasing them to conduct. The commutation ''tank''
composed of C and L functions to provide a half-cycle sinusoid of
current through SCRI, SCR2, and diode CR1. When the current
reaches the load current magnitude, the power switch contact
current is zero. The arc extinguishes and the contact voltage is
zero. Commutation current in excess of load current goes through
diode CR1, limiting the load voltage to supply voltage potential.
The load current is supplied through the commutation circuit until
the commutation current is below the load current level. When this
occurs, the contact voltage reappears and the load is shut off at
the rate controlled by the sinusoidal current. At the completion
of commutation, C is charged to line potential in the opposite
polarity as shown in Figure 3-2a.
MLOM PAGE- SLANK N . T C %.MLi.^
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Figure 3-2
HVI)c Power Switch Commutation Waveforms
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3.3.1	 Circuit_Oper•ition (Continued)
To reset the comrutation circuit for the power switch turn-off,
Capa r.itor C must be discharged and recharged to the value it was
before commutation: a voltage swing of two times V source; this is
accomplished by the recharge circuiL. Art 	 signal
provided by the logic circuit (not shown) to the commutation firing
circuit precludes a subsequent commutation operation until
Capacitor C is sufficiently recharged.
3.4	 Power Switch Commutntioti Analysis
3.4.1
	 Design Specific,ation
For this anaiy:;is, the following design specifications result
from operational and component requirements:
01wrating Voltage R :3nge	 Soo-1100 VUC
Rated Load Current
	
:'SA
Maximum Fault Current
	
SOA
Power Switch Element	 Llectro-Mechanical or SCR Type
(Figure 3-3)
Minimum Commutation Time.	 75 yseconds
Sc
22
.
R2
+HVC
SCR
3.4.1	 Design Specification (Continued)
Power Switch
+HVDC
	 1  --4m,•
a. Electro-Mechanical Commutation Circuit
Power Switch
C	 L
b. SCR Commutation Circuit
Figure 3-3
Power Switch Commutation Circuits
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3.4.2
	 Determination of C and L Valuer
As shown in Figures 3-2 and 3-4. the commutation current pulse
is a sinusoidal half-cycle wavetorm. Significant waveform
variables ave:
t	 -	 Commutation Pulse Duration TimeC
t off -	
Power Switch Off Time
A
I f	-	 Fault Current Level
I'eak Pulse Current
1'
The vnitie of C can bu determined at its worst case condition
when at. minimum supply voltage, C must supply the maximum value of
fault current to the y lead.	 Since for a capacitor:
e	 li X)(dt)c	 c
or	 C	 (lc/AE.c)(At)
and tit SOA, SOOV, and 75 usecouds:
C - (SO/ 930( 10(75 x to -6 ) = 7.5 uF.	 (1)
To determine the value of L, an ideal series rosonant
LC-circuit is assumed and a value of 45* is selected for 0 to
provide a ratio of 1 f /1 ) of .7. Then, using the inductive
relationship
o f = L(diMt )
or	 1, • A e l(At /AiL)
and evaluating for AT = toff /2, Ae L = SOO, and Ail. = 50,
:utd 1, — 500(75/2)(10 -6 )/50 a 375 pit.
	 (2)
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tc =
t(0)	 time	 t(c)
Figure 3-4
Commutation Current Pulse
3.4.2
	
Determination of C and L Values (Continued)
For the values of C and L derived in Equations (1) and (2), the
following operating times will be obtained.
(1/2)/f LC = (1/2)(2x	 )(7.5))(10- 6 )  = 167 psec.
fLC = 3 KHz
t
off = (167/2)(10 -6 ) = 83 usec.	 (3)
For commutation at 50OV, SOA:
I 
	 = (C L (VDC)*
or	
I 
	
= 7.5/375)(500) = 71i s	(4)
and for commutation at 1100 VDC:
I f (Max.) = (C)(VDC)/toff
or	 if (Max.) = (7.5)(1100)/(75) = 110A,
also	
I 
	
=a	 110/Sin450 = 156A.
*This expression is derived from stored energy relationships.
I 
IF
0
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23.4.3
3.4.3.1
SCR2
1Load
Determination of C and L Values (Continued)
Thus, at 1100 volts, the commutation circuit is capable of clearing
fault currents of 110A or 2.2 times that at 500 volts since this
ability is proportional to the supply voltage level.
The commutation C and L components, then, should have the
following minimum characteristics:
C = 7.5 pF/1100 VAC,
L = 375 uH/1100 VAC,
and be capable of operation with a 156A, 167 µsecond current
Pulse.
Special Conditions
Power Switch Reverse Bias
The SCR power switch requires reverse bias voltage for
shut-off, about 50 volts for 30 pseconds being desirable for the
Westinghouse Type 507 devices that are to be used. In Figure 3-5,
L1 is placed in series with CRI to provide this reverse bias
voltage; however, L1 causes undesirable voltage transients that
affect both source and load that must be considered.
1,
Power Switch
C	 I —Mo .
c
+DC
SCR 
Figure 3-5
Reverse Bias Circuit
t(0)
	
tins --sip.
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3.4.3.1	 Power Switch Reverse Bias (Continued)
In Figure 3-5a, when commutativit is initiated, the current I 
begins to increase at the rate set by L and C. When I 
	 Iload
(Point A), the capacitor still has extra energy which it will put
into the system. In order to generate a reverse bias voltage
(under short circuit load), the source must see reverse polarity
voltage. The amount of reverse voltage is set by the inductor L1
and components C and L.
To determine the value of L1, it is assumed that L1(< L and the
relationship used is
eLl = L1(di/dt)
	
(1)
which in the worse condition must provide power switch reverse bias
voltage for
ILoad = 50A at 500 VDC.
Using the C and L values determined in the previous section,
rearranging Equation (1) and evaluating Ll at t = t (0):
L1 (Min.) = 50/(di/dt) = (50V)/(d(70 SIN 2x fLC ) / dt), and
L1 (Min.) = (50V)/(70) (2x) (3,000) Cos (45 0 ) = 54 pH.
1.1 then will be required to support at least 5o volts for 30
pseconds to assure commutation; however, it will provide a
greater reverse voltage transient at turn-off with a 1100V supply
and a 156A load and this transient voltage will appear across the
load in addition to 1100 volts:
ELl (Max.) = (54 pH)(156)(2x)(3,000)(.707),
Ell (Max.) = 112 volts,
3-13
3.4.3.1
	
Power Switch Reverse Bias (Continued)
and	 Eload (peak) = 1100 + 112 = 1212 volts.
1
Referring to Figura 3-5, Diode CR2 is used to commutate Ll when
its di/dt is of negative value. Consequentially, L1 is precluded
i	
from forward biasing the power switch when the current slope begins
to decrease and I  is passed.
Figure 3-6a depicts the commutation voltage across the power
switch, SCR3, with the addition of L1, assuming that L1 does not
saturate. In the reverse biasing interval, extending from t  to
t ') , the power switch is impressed with reverse voltage first by
the L1 induced voltage and then by the CRl and CR2 conduction
voltages.
When the value of I c decreases below the I L level after
t,, the rate of change of the SCR3 power switch blocking voltage,
dv/dt, is critical and of concern. The current waveform in the
interval from t 2 to t 3 is modified by the addition of load
inductance LL . The worst case commutation condition will be in
opening a 156A/1100V circuit. From the power switch circuit,
Figure 3-6c, the power switch voltage during this time interval
will be
Vpsw = VDC + I L • R L + L L (di 11/dt).
By differentiating this equation, utilizing the circuit values from
Paragraph 3.4.2 and an L/R of 10 -4*, a dv/dt of 15V/psecond is
obtained which is well within the capabilities of SCRs, like the
Westinghouse Type 507, that can be used for this application.
*Typical for resistance heaters.
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I
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(Load
i
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a. Power Switch Voltage
019 	'--	 \tl	 t2	 time -- t3
VOW
Power Switch
_ 0	 L1SCR3	 IL
CR1	 TUT.	 RL
lid
C. Power Switch Circuit
CR2
SCR1 C
	 L + SCR2
a Ic 
--a.	
LL
— VDC
Figure 3-6
Power Switch Commutation Waveforms
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3.4.2	 Snubber Considerations
Considering the benign value of dv/dt calculated for the power
switch, a snubber circuit for the puwer switch wuuld not appear
necessary. However, the non-ideal recoveries of power :witch
semiconductors caused by carrier storage times and circuit wiring
inductances will cause high current, :short duration transients that
result in spike transient voltages. Since these transients and
corresponding snubber design procedures are extremely difficult to
analyze, the snubber R and C values will be determined by test
evaluation. Figure 3-7 depicts the snubber- circuit to be used. In
this circuit, R
s 
limits the instantaneous current through SCR3 at
turn-on, and at turn-off, C limits dv/dt and D
S 
limits theti
instantaneous voltage level.
RS
CS
DS —
SCR3
Power Switch
Figure 3-7
l	 Snubber Circuit
`I	 3-16
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3.5	 Recharge Circuit Analysis
1n Figure 3-1, the recharge circuit is used to maintain the
Capacitor C voltage at the IIVDC supply level for providing
commutation energy. Figure 3-8 shows the implementation of this
circuit and voltage waveforms resulting from a power switch
commutation. Notice that the recharge transistors, Q1 and Q2, have
a high value of npplied voltage only during the commutation
interval and area in a conducting mode elsewise. Resistors R1 and
R2 and Diodes CR1 through CR4 control and limit the recharge
circuit voltages and currents.
After commutation is complete, the commutation capacitor has
charged to a voltage in the reverse direction equal to the +I;C
supply voltage and must be recharged. The recharge transistors
must handle the voltage and current to turn the capacitor voltage
around for another cycle. For this application, the Motorola Type
MJ12005, 1500 Viceo transistor, was selected on the basis of voltage
and Safe Operating Area ratings.
PREMM PAGE BLANK NOT MUM
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b. Q1 and Q2 Voltage
uce
0
I toga
CR3
SCR2
—SCR1
WIT
CR4
Vc
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Figure 3-8
Recharge Circuit
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Commutation
^/3 Recharge %
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0
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-DC )%
n*)
Power Switch
+DC
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Recharge Circuit Analysis (Continued)
In designing the recharge circuit, two other parameters were
considered regarding Q1 and Q2: base drive and reverse biasing.
Figure 3-9 shows the circuit used employing a Darlington
configuration, Q1A being driven by T1 and Q1B being current coupled
from Q1A. With a compound current gain of 50; 100 ma drive at 2.1
volts (three forward junction drops), is provided for Q1A-Q1B to
provide SA recharge current capability. When the base drive signal
to Q1A and Q1B is removed, the HVDC appearing across the collectors
results in v small current flow through R1, R2, and CR1 (6.8 volt
Zener) that provides reverse base bias for both Q1A and QIB via R3.
+HVDC
	 To Power Switch
Figure 3-9
Recharge Transistor Circuit
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3.6
	 Control_L,& c, and Protection Requirements
From the analyses of the HVDC Breaker circuit with its
commutation and recharge circuit elements, definition was completed
for the control, logic, and protection portions of the
development. In summary, these are:
a. control power provided by +?g VDC signal;
b. SSCB to be controlled by opening or shorting of a 10V/10 ma
signal;
C. either UV or UC fault protection to be provided; and
d. the timing and sequencing of the power switch control
signals as required by Lite circuit configuration and
circuit parameters.
Truth Table 3-1, Functional Diagram Figure 3-10, and the Figure
3-11 oscillograms depict the timing, sequencing, and operation of
the control, logic, and protection signals. For this particular
implementatioi, an undervoltage sensing circuit was utilized to
provide system overload protection. This utilized the "knee"
characteristic of a solar arras power source. ThP UVTD (.064
seconds) and operating level (approximately S00 VDC) were selected
for source and system compatibility. A more complete circuit
description will be provided in Section V, Paragraph 5.3.
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SECTION IV
TRADE-OFF STUDIES (TASK II)
	
4.1
	
Task Objectives
Using the switching and control concepts developed in Task I, a
trade-off comparison was to be performed for the purpose of
interactions between performance, physical size, cost, reliability,
and related parameters. Results of this trade-off would be
utilized for the Task III, Design Evaluations.
	
4.2
	
Results
A somewhat simplified tabulation of the Trade-Off Study appears
in Table 4-1. This is a comparison of the electro-mechanical and
SCR, 1 KY/25A power switches appearing on Page 3-4. From this
comparison and considering the intended space applications, it was
concluded that the SCR power switch version was the better choice.
Consequently, the electromechanical version was placed in a backup
role and focus placed on the SCR power switch.
I: .
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SECTION V
SWITCHGEAR EVALUATION (TASK III)
	
5.1
	
Task Objectives
a. Experimentally verify and 9amonstrate the switchgear concepts
and switching techniques identified and defined in Tasks 1 and
II.
b. Evaluate and summarize test data to provide one or two 	 C
switchgear approaches and provide baseline design(s) compatible
with the specifications.
	
5.2
	
SSPC Description
The circuit data developed during the program is shown and
described on the following pages. In all, three units were built
and tested; one "two dimensional" development breadboard plus two
packaged breadboard units which are illustrated in Figures 5-1 and
5-2. The packaged units differ from the development unit in that
overcurrent protection was provided in addition to undervoltage
protection to provide a better means of overload. Also, fusing was
provided to assure fault clearing at potentials below 500 VDC.
5-1
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5.2	 SSPC-Description (Continued)
Included in Appendix A-1 is a design specification which
defines performance parameters and packaging dimensions for this
SSPC. The Westinghouse designated type number for this unit is
AVC-45. Briefly, it can be described as having an operating
voltage of 500-1100 VOC with a current rating of 25 amperes. It is
configured as a SPST-NO switch with an SCR as the switching
device. It employs separately powered control logic circuitry for
ON-OFF functions, fault protection, and status indication.
5-2
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Figure 5.1
Type AVC-45 1 KV/25A SSPC
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Figure 5-2
Type AVC-45 Internal View
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5.3	 Circuit Description
The schematic diagram for the AVC-45 SSPC is shown in Figure
5-3, and the associated legend in Table 5-1. A summary of the SSPC
functions are as follows:
1. Control Functions
a. Control Power Supply
b. Control Switch Time Delay
C. Power Ready
d. Trip Lockout
e. Power Switch Drive
I
f. Power Switch
g. Commutation Drive and Time Delay
h. Recharge Drive and Commutation Complete Time Delay
i. Clock
2. Protective Functions
a. Overcurrent
b. 28 VDC Low Voltage
C. Power Undervoltage
3. Indication Function
a. ON, OFF, TRIP Indication
. ,
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1 KV/25A DC SSPC Schematic Diagram (Continued)
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Table 5-1
Parts List
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PART NUMBER
-----------
DESCRIPTION
VFIRK
-----------
DIDOF,SILICON F.W.BRIOGF
	 ASSYQOIMF S''FCIAL	 CnMPnNENT
CMRIA3799SP CAPACITOR,	 MICA 1.15MF/7SOOV
CMRIA3109S P CAPACITOR,	 MICA n68MF/7SOOV
9060715-1Q CAP	 SOL10 TANTALUM 3101-7106	 2211	 35VK
9n6 n 71S-7 CAP	 SOLID TANTALUM 1/01-1793	 7.2U
	
7OVK
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9174745-1 APA	 1TOR.	 FRAMIC 14/1-1'91	 IU	 SOVK
932A74S-11 APA ITOR• MANIC l4/1-1515	 .OIUt00VK
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9?IA496-7 01n0F.SI,FA^.I.RFC J4149	 75V .IA	 D04S
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979A410-4 1)1nnF,S1.IF.NFR 4734A	 S.hVSPIWnO41979A414-1 1)1nnf,Sil ICUN J486R	 ??SV. ?A 	 007979A 0,7R-h RIrTIFIFP,SII IrON 4007	 Inn0V	 IA	 416V
97946An-I r1IO0F,SI.IFNFR U'F13	 11VSP3W	 461
911A694 - S n1ODF,S1. / FNFR y 141R6 . 8V5PSW	 AIEI
9380197-1h n10nF,SI,IFNFR 47V SP-.05M.4W nn7
9iAn197- 9 1)1nl)	 .SI.IENFR 17V SP-.OSM.4W	 001
NOS-35 FtISF 35A
950CTT2-7 INDICATOR LA4PNO,177En 3ATSTS INDUCTnR SMIC;n1l
FD191576 IN!)UCI,)R SnMICRmi
E0197ST7 14DUCTnR 1 Rom ICRnH
93?A167-4 IPTICAL
	
Cn11 P lFR 6N1i5	 TR.1S	 0PIR/1n6 11Ttn	 FFFFrT	 IRAN Mf)SFFT	 1"V/SA
MJ1?nn5 TRANSISTOR.	 NPN.PWR I?A /150 p V	 MOTORnIA
92QA441-1 FRANSISTOR,PNP J7904A	 4OV.64	 TO%
92QA413-6 TRANSISTOR,	 NPN J11119	 AnV	 IA	 In5
929A676 -4 TRANSISTOR.	 NPN 7277A	 40V	 .RA	 1019
0 SHIINT-?5A SPEC [At	 CnM P 'INFNT SnMV/?SA
RC07,^,f15?J RFSISTUR CARL COMP. 15-')HMS	 .?SW	 101PCn7r.F91?J RESISTOP	 CARS CnMP. 9.IK	 TS	 .?SSW	 RL17
RC47Gr?2%J RESISTnR	 CARA COMP. 1.7M	 TS	 ?.OW RC4Y
RC41GF493J RFSISTnR CAPA COMP. 1	 39K	 T5	 7.OW	 PC4)
R46014021F RrSISTO9	 MFTAL	 FILM 40?K	 71	 .1?hW RN601
AN60n4753f RFSISTnR	 MFTAL
	 FILM 47SK	 TI	 .I7SW	 AN60i)
RN60DR063F R;-S1STnR	 METAL.	 FILM 416K	 Tl	 .I?SW RN600
I1n330n-14 PrSISTnR	 CAR9 Cn MP. 47	 T10	 I.OW	 RC17
3311000 - SA RESISTOR	 CAKE	 COMP. 10	 TIO	 1.OW RC17
IRDIS46-11 RFSISTOR	 CA R E COMP. 24K	 T5,750W R 07
1803S46-12 RFSIST)R CARS COKP. IK	 TS	 .250M R OT
1801546-I9 In	 T5	 .?SOW RCOT
1803546-21
RcU STnR CARA C9M1o .
N 	 ISTOR CARA COMP. 100
	
TS	 .?SOW RCOT
1801546-211 RFSISTnR	 CARA	 CnMP. 4.1K	 I5	 .7S(IW RCOT
1893%46-? q R;:SIST'1R	 CARS
	
C1104P. ISnK 15	 .?SOW R C r) 7
1 of) 354h-11 RFSISIIlk	 CAkBCOMP . SI	 TS	 .2SOW RC01
1An3546-34 RISISTnR	 CARA	 C OMP. 10OK	 IS	 .?SOW NCO?
1803546-19 R"SISIOR	 CAk9 COMP. IOK	 II I.)	 .25OW	 RCOT
1A91S4h - 4A R. SIST'IR	 CARA	 r.n IqP. 47K Tln	 .7'%OW RCOT
189354h- 5 RISIS79R	 CARS COMP. 4 7 3K TS	 now NCO?
IAD3546-SO PESISTr)R	 CARN COMP. 104
	 11 1 	.?SOW	 RC07
1803S46-S2 RrSISTO^r, -.r1 	COMP. 7T	 IS	 .jSDW RCD1
189IS46-S9 RvSISTOR fARA COMP. S1K	 IS	 :Pow RCr17
1 801 54 6-85 of:;S10R	 CARA	 CDMP. S. 6K	 TS	 .2SW	 RCOF
9040776-20 .r ' 	 j TOR	 CARA	 rOMP. 10	 T5	 1.OW	 RC47
909n276-T7 or	 TOR r ►RR CnMP, Ito	 TS	 7.0Y	 RC47
9090790-41 RFSISTOR	 CARA COMP. S10	 TS	 n.SW RC20
9n9f
 790-46 RFSI Sine	 CARA f_OMR. 51	 TS	 '.SW RCTO
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Table S-1
Parts List (Continued)
1R11 /25A DC SSCS	 SLHM DGM E039361?
0000E N^T NOND
j
R GFQOM E8 M EOAAW!NGe•
_DE SCRIP TI ON
RFSISTOR C ARA COMP.	 1K TS O.SM RC20
RESISTOR CAR8 COMP. 6.8M TS O.SY RC20
KtFERtNCE OESIAATUR
R S-t.s-2 i 10 ll l3.
R oi l 0169	 7S—[.1i-
R 02
RIOT
Rif . 14
R44 9 44.144. 144
1 46 399140R L. 2.3
T 4
101'2
tZ03908
L0?
202909.12
fiv11
2445.10
PAKT_ NUMBER
909C T90- SS
909CT90-92
928AT36-IS
92RAT16-71
928AT36-49
926AT36-Sl
9 8A 3h-S92SA 739- 3S
?
93022r441t72.0-1202
EEOle7$miAA
ED3ATS79
306-0218
LMIOH
MC14001RAL
MC140258AL
933A200-1
9333146p825S-111
9)3A901-A
933A911-1
RESiSTCt META` FILM
RF[	T"1 ME TTAL FILM
Qf
	 IV
Ok MEETAL FI
LM
Re 1 1 ITO fm
``
 r.ARR COMP.
RR-F.FO 	
. 25 O W
1S	 1M TTHY NV YPF
TRAN	 R^1 R. ► IILSF
TRAM 1. ORM R• PULSETRANSFORMER t PUISF
LIN COMPARATOR
ENOS
LIN
S COMPARATOR
rf MOS(.4OS
499 T1 .12SM RN600
1.POK TI .125M PM600
62.`K Tl .125Y R4600
ISO( l 25M RN631)
301K It .125M RN600
10M T41 0 O.SM RC20
RCROTG12JS
	
5.1 K
tNC&OOyH*9993FS 499. K
IRnYFRR	
inottf-W PSM
1-1 RAII1	 lit 40CiN
1n , 	 coot
OUADTINMrR140AI RAW 4
CMG, TatP.: 311. NI)".ON'	 111	 1)14
HE) I 44	 4049UROlh
DU: Ip FF 40JISAD144 ,.,' GAIE 40 ()R&D 4
2-81 UP Cn14S?nAAr)16
Both transformers use M36 wire for pr 4laaries, N26 wire for secondaries
and Magnetics, Inc. 080525-1A cores.
S-9
5.3.1
	 Control Functions
5.3.1.1
	 Control Power and Regulated Tower SUT1►
Control power is provided by an external 28 VDC supply with e
nominal current of .1 ADC. In addition to feeding the regulated
supply, the +28 VDC is also directly connected to voltage divider
R101 and R102 of the low voltage comparator and the high side of
the indicator lamps. In the regulated supply, unregulated DC
appears at the collector of Q106, feeding the control switch
Interface, the power switch drive, recharge drive, and commutation
drive circuits. 12 VDC appears at the emitter, the reference
established by CR111, a Zener diode. This regulated supply feuds
all the :ogic circuits and is necessary for uniformity of
reference, especially in the fault protection circuitry.
011110	 11126
0, P1 !e
C 104
am ---
DC
n11127
0106
111
	 i_C11
12*T
Figure 5-4
Power Supply
DC REG
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5.3.1.2
	 Control Switch and Time Delay
The purpose of the control switch is to provide an external
interface to a remote control point. The time delay provides
operating stability. Z3B, Z3C, ZSA, and Z6A operate as a toggle
producing a Logic 1 for ON and Logic 0 for OFF at 7.6, Pin 2. ZSB
and Z4B provide 8 milliseconds by a change of state of 7.4, Pin 14.
1	 This signal, throigh inverter Z2D, is routed to the power drive
switch ON section at Z7A.
5-12
Control Switch and Time Delay
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i5.3.1.3
I
Power Ready
The purpose of Lite Power Ready function is to initialize the
logic circuitry when the external 28 VDC is applied. Power tip DC
through C103 allows a Logic. 1 to be present at Z9, Pin 7, for
approximately 10 milliseconds before (.103 charges through 8118.
This pulse is squared through Z9C and Z91) and then routed to:
1. Control Switch Time Delay Counter,
2. Commutation Complete Time Delay Counter,
3. Trip Lockout Latch,
4. Commutation Driver 'Time Delay Counter, and
5. Recharge Drive Circuit.
OC AEG
C 103 t
T 7
I>,— 
p 10 ^I
MI 1 s ^--= zec 
	
Z90
^F
Figure 5- b
Power Ready
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Figure 5-7
Trip Lockout
5.3.1.4	 TriD Lockout
The pu•pose of the TLO is to lock the SSPC in the OFF osition
in the event of power undervoltage, power overcurrent, or control
undervoltage, preventing ON/OFF cycling. Z6B is configured in a
set/reset mode. Initially, Pin 13 is low, having been reset by the
PR signal. A trip signal from OC, UV, or LVTD through Z8A and DA
sets the latch and Pin 13 goes high, turning the power switch drive
off through VA. This condition remains (even if the set signal is
removed) until the latch is reset either by PR (remove and reapply
28 VDC) or cycling the control switch. C112 and R146 provide noise
immunity and loading for the OC and UV circuits being combined at
Z8A, Pin 2, through CR119 and CR120.
UV LVTD
OC+LVTD+UV
CR119
1	 C
OC	 2 Z8A 3 3	 2 8 S Z6B 13 TLO
CR120	 C+UV	 DAR	 TO Z7A
R146	 C112	 10	 PIN 2T	 C+PR
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5.3.1.5	 Power Switch Drive Circuit_
The purpose of the power switch drive circuit is to turn on the
power controller (SCR1) and provide logic to power isolation. A
Royer oscillator is employed to provide the isolation for the
011/OFF action. BR2 at the secondary of T4 provides DC gate voltage
to turn on SCR1. BR2 also provides power to the OC circuit.
	
5.3.1.6	 Power Switch
The power switch consists of a single SCR (SCR1) which is
turned on by gate voltage from the power switch drive circuit. Tile
SCR is turned off by removing the gate drive and forcing the
current through the SCR to zero by means of the commutation circuit.
T4	 1 KVDC
rI	 POWER SWITCH	 SCRI
.	 C	 +DC
	
^ T4	 R5
R104
I
	
no	 ON R105
	
R106
	 BR2	 R4
2	 Z7A
9
8	 BR4	 C5
v	 Q 102	 Q 103 L-	 T
R11	 R111
POWER	 CR106
SWITCH
	 106-ADRIVE
TO OC CKT.	 SENSING SHUNT
& LOAD
Figure 5-8
Power Switch and Power Switch Drive Circuits
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5.3.1.1	 Commutation Drive Circuit
The purpose of t..e commutation drive circuit is to initiate the
commutation while providing isolation between logic and power
circuits. Whrn the commutation signal at Z11,
MOSFET Transistor Q107 fires drawing a current
through pulse transformers TI and T-'. The sec
tranformers provide firing; pulses for SCR2 and
commutation current from energy stored in C3-1
Pin 13, goes High,
pulse from 0105
:)ndaries of these
SClt3 circulating
and C3-2.
L1 and Chl provide a path for excess current after SCRI is shut
off, and produce a reverse voltage to insure shut-off.
18
i
V
2	
T1	
1
FCRl^116
2	 T2	 1
Figure 5-9
ommutation Drive CKT
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R132
R133
---T-	
+ D C
C 105
R 134
CDTD
Z) 1 PIN 13
5.3.1.7.1 Commutation Drive Time Dew
The purpose of the CD'1'D is to pr .-vidc- a time delay after the
logic circuit recc:iveti an OFF command to insur- that the power
swatch drive is off before commutation begins. The counter ::11 is
started by
 a I lk or OFF (ON) pulse and latched on by its output
through Z8C and Z9F. After commutation, the counter is reset by
the CUD signal from LS, Pin 10, to cut off Q107 so that C105 will
be charged and ready for the next commutation. Commutation takes
place at Power Up and any OFF or TRIP. Commutation also takes
place at the remo-al of control voltage, the action being powered
by residual charge in (:104 and (711 and initiated by the LV'ID '1'LO.
Vdd ON+PR+CCTD
ON+PR	 ^ ^ )Z5 PIN 10
9	 1	 TO Z8 DCK	 _-- -- 5
	 D R 112
	
PIN 13
^ 3 C D
Z1 
R 
IA^ 211 C Z11B0 13
8 
	
C DfI-10	 (^ 15	 4
9 Z8C---1	 —	 TO
_i-7^/	 14 V ^N+pR+CDTD
	
COMMUTATION
DRIVE CKT.
Figure -)-10
Commutation Drive Time Delay
-:'0
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5.3.1.8
	 Recharge Drive Circuit
The purpose of the recharge drive circuit is to provide
logic-to-power circuit voltage isolation and to maintain a charge
on the commutation capacitors. This is accomplished by using a
Royer oscillator to transformer couple the logic circuit to the
power circuit. When ZS, Pin 10, goes high (recharge on), the bases
of Q104 and Q105 are released from grouted clamp and the circuit
begins to oscillate. BRI and BR3 powered by the secondaries of T3
provide drive to Q1, Q2, Q3, and Q4, providing a current path to
charge C3-1 and C3-2. During commutation, the oscillator is
clamped off and 01, Q2, Q3, and Q4 are cut off, preventing a direct
current path from the source to ground or the load through the
commutation SCR'S.
0
Z
CL
N
O
Of
LL-
^l-1S
f
1 Commutation Complete 'rim( , Delay
The purpose of the CCTD is to shut off the recharge drive
circuit during commutation so that the commutation current is
routed properly to shut off the Flower to the load (shut off SCR1).
The time , delay counter is initialized by the trailing edge of the
PR or ON signals at the Reset Pins 7 and 15 of Z10. When the TD
(128 milliseconds) is complete, tho output is latched high at Pin
14. Coupled through Z7C and 7,5(:, the CCTD provides a 128 milli-
second	 lin 1 e in the	 recharge drive	 circuit	 operation. The CCU
coupled with the commutation drive TI) and	 inverted (CC'rl)	 •	 ('I)Tl))
is	 routi-d	 to the ON	 logic at Z7A	 through a	 10 miIIisocond time
delay to allow the recharge circuit	 to operate for 10 milliseconds
before the power switch	 drive comes	 oil 	 obt a in a full	 charge to
commutate if the switch comes up	 into as OC	 fault.
PR 
FZ
	
+Vdd ON+PR+ TO RECHARGE
CCTD	 8	 10 CCTD	 DRIVE CKT.K (128mSec)	
137C	 ^7_SC^ ----^
_	 10 9
CA	
6	
9	 12
2	 14 CCTD
	 CR 121 R142EA	 Z10 Q3
12 ZBD^ _^-10 E B
	
R-	 Rr.
	 11
13
O N+PR	
^— C 108.-r
U
^ 3
J
Z 12A
Figure 5-12'
Commutation Complt-te Time Delay
S-24
TO Z 7A PIN 8
l OmS
1R 143
5.3.1.9	 Clock
The purpose of 'he clock is to provide a time base for the
various time delay counters. lnver'ers Z12B and Z12C form an
oscillator whose frequency is determined by R129, R130, and C102.
The apl oximately 1 Kllz clock signal is buffered by Z12D and
distributed to the clock inputs of the counters.
4 7	 6	 9	 10	 CK (1KHZ)
Z12B	 Z 12
	 Z12D
R129	 R130
	
C102
Figure 5-13
Clock
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5.3.2	 Protection Functions
5.3.2.1	 Overcurrent
The purpose of the overcurrent circuit is to monitor load
current and provide a trip signal when tae current level exceeds
the minimum threshold. The trip time is shorter the greater the
1
overcu1rent. Load current is sensed in Calibrated Shunt R20 and
the proportional vo lt,tgo (2mV/amp) applied to Z13A through R21.
R22 and CR25 provide ,i stable reference. When the current (thus
the sh• int voltage) exceeds the reference, Z13A iii,giates,
increasing the voltage at Pin 1 at a rate proportions, to the
excess
	
When the voltage at Pin 1 exceeds the reference (MB, Pin
6), Pin 7 goes positive• firing Optocoupler, OCI, sending the trip
signal to the logic circuit. OCl provides isulation between the
high voltage bus and the logic circuit. R145 and (.110 prevent
false trips caused by transients in the commutation path of 100
useconds or less duration. The OC circuit is energized by the
power switch drive circuit, thus only rgwrat.iunal in the ON state.
Tripping is almost inst,intaneous, however, under heavy load
conditions. Diodes CH-1 7 and CK24 enhance speed of operation by
affecting non-saturated mode of operation for 7,1"{A and Z13B.
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5A
OC 1
CAD
FROM POWER SW DRIVE BR2	 FROM SCR 1
Figure 5-14
Overcurrent Circuit
1
5.3.2.2
	 Low Volta&e
'rhe purpose of the low voltage circuit is to shut off the powe
controller when the control voltage drops below a level necessary
for proper operation. The reference level set by R101 and R102
provides a Logic 1 at Pin 6 of Z1A for normal voltage or LV, Logic
0, for LV. A low voltage condition releases the LV time delay
counter and allows it to count under either of two conditions: (1)
IN with power controller on, (2) attempted turn-on (control switch)
with LV condition. The 8 n,illisecond time delay prevents transient
voltage fluctuations from tripping the circuit as any LV of less
duration will reset the cni,nter before a LVTD output appears at Z4,
Pin 6. The LVTD is coupled to the TLO through Z8A.
CK
+28 V DC
+DC
k	 REG.
	
+Vdd
JR101	 _4W—
^7
3 +	 6	 ON-LV
	
1	 3	 5
i	
2 VA4
	
Z3A
1021 1 f	
2
LVTD (8mSec)
C	 Q6 LVTD
2	 3F Z4AR	 TO TLO
7
4	 0_q_-LV
Z2B
D2 
- IO--N
Z2A
Figure 5-15
Control Low Voltage Time Delay
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5.2.).'1	 Uu(I(.rVult,Igo
The puil>ome of the undervoltage circuit is to shut off the
power controller when Lite DC source voltage drops below
approximately .450 volts.	 8131, Rllt,, and 8117 provide 6V at Z14,
Pin 4, at this level.	 R11! and 8115 provide a t>V reference at Pin
3. When the Pc source voltage drops below 450 volts, Pin 4 goes
holow the t,V reference, producing an output at Pin 9. The UV
signal then passes through a 140 millisecond time delay, R14t,,
8141, .tnd ('tt)7, and is coupled to the TLO circuit. through CR119.
As in the I,V circuit, the time delay prevents unisance trips.
1 K V (+) _
	
+DC
	 DC	 L_7
TO TLO
	 REG.	 SOURCE
R113I I 	R112
I
	 F1
^	 11
R141	 9	 4 J	
^	
UV SENSE
_	 Z14 4	 R116
	
R]31A-E
140,5	 2	 -6
C107 
	
R117	 R115
	
CRl 18	
TO
SCIII
figure 5-10
Undervoltage
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S.3. 3	 Indicator Circuits
rile purpose of tilt , indicator circuit is to provide visual
indication of the status of thv power controller. Logic signals
for ON, OFF, and 'TRIP appear at :,7, Pin 9, Z2, Pin 12, and Zt). Pin
13, providing drive to Q109, Q108, and Q110, through 8139, 8138,
and 8140 respectively, energizing the 28V lamps for each function.
CLEAR
Il	 "OFF" INDICATOR
Q 108
	
OFF	 P,138 
--(
t
	
Z2-12	 2NI2222A
GREEN
ON	 8139 Q 109	
12G,
Z,'-9
1'	 RED13 T\
TRIP	 R140	 Q1 10
"ON" INDICATOR
+28 V
"TRIP" INDICATOR
7.6-13
Figure )-17
Indicator Circuit
5-30
Watts
VnC
cosec.
VDC
cosec.
mscc.
VDC
Watts
5.4	 1 1:V/25A SSPC Test Data
A summary of t(!tit data is shown in Table 5-2 au<1 figures 5-18
through 5-20. All data Weis takou at r'c.um ambient.
Table 5-2
Significant Test Data
Control Power (+ 28 VDC	 2.4-2.6
Undervoltage Protection:
Operation	 428-4o5
Time Delay	 66
Low Voltage Protection:
Operation	 1b.7
Time Delay	 8
Overcurrent Protection	 See Figure 5-19
Turn-On/Turn-Off Time Delay 	 8
Power Switch Voltage Drop, 0-25 ADC
	 1.3
Total Power Dissipation (d 25 ADC	 34.4
Efficioncy at 25A/1000 VDC	 99.86
5-11
t ^^ 1
EFFICIENCY C	 1000V
EFFICIENCY C'500V
I
I
LOSSES
SWITCH DROP
oo-
{oV
z
wH
H
w
99.9
M
^' 0
u^
E^
E-^
NW
UJ
It
99.8
99.7
99.6
99.5
F
a
z^
0
r
1 j
5	 10	 15	 20	 15
LOAD CURRENT, AMPF.RFS
Figure 5-18
Efficiency, Losses, and Switch Drop Vs. Load Current
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ORIGNNAL RAGE IS
OF POOR QUALITY
Turn-Off and Trip-Off (50A/1 KVDC) 	 Turn-Off (25A/500 VDC)
Top:	 Load Current, 2OA/div.
Bottom: Control Switch Volt, 10V/div
Time:	 10 msec./div.
Power Switch Turn-Off (25A/1 KVDC)
Top:	 Load Voltage, 20OV/div.
Bottom: Control Switch Volt, 10%'/div.
Time:	 5 msec./div.
Power Switch Revised Bias (50A/50OV)
V (SCR1):
	 20OV/div.	 V (SCR1): 20V/div.
Time:	 20 uses./div.	 Time:	 10 usec./div.
Figure 5-20 - 1 KV/25A SSPC Oscilloscope Pictures
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Anwnded Task Object ives
In September. 1979, the program was amended to extend the
operating voltage range lower limit from 9300 VDC to 200 VDC and
perform trade-off studies to establish operating parameters and
characteristics for switchgear and this extended operating voltage
range by rin,ilyzing and comparing concepts and designs for the
following two options-
I.	 Option_1
One switchgear type that will meet all specifications while
operating over the voltage range from 200-1100 VDC.
il. Option 2
Two types of switchgear that span the operating voltage range
111 two steps.
I'vpe A: Meets all specifications as listed.
I'vpe B:	 Has the following specifications:
Rated Voltage:	 300 + 100 VDC
Operating Voltage Range: 200 to 500 VDC
Rated Current:	 80A (100A Max.)
Max. Voltage Drop:	 0.2V ,,t 80A
Max. pcwer Dissipation:	 ON Equal to 20W, OFF Equal
to 0.2W
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5 .6	 Prologue to_Des ign Ana lys is
In the previous program efforts of Tasks I and 11, 25A/l kVDC
SCR type solid state switch breadboards were designed, fabricated,
and successfully evaluated over operating voltages of 200-1000 VDC-
and load currents of 2.0 to 50 amperes. In considering Option I,
this design would suffice for the listed requirements, except for
overload clearance capability at 200 VDC. An additional
consideration is the increase in size and weight to meet the
required overload capability at 200 VDC due to a si-nificant
enlargement in commutation current elements. 'Therefore, the
following analysis focuses on Option II (B) with the present
1 KV/25A design for filling the Option I1 (A) requirements.
*1100 VDC testing was precluded by power supply voltage limitation
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S. 7	 Design Analysis
5.7.1
	 Comparison of I:lectro-Plechnnical ,nid Solid State HVUC Power
. 
Switches
Origittrtll)', the Westinghouse internal HVDC switching
development program was directed toward a 270 VDC/150A/40 KW
aircraft system. This system was powered from a conventional
generator with fault current limiting 250°0 of rated current. As a
result, the electro-mechanical device and SCR-type shut-off
circuitry was rated for 400-500 ampere interrupt capacity. This
overload rating exclusively determined the size of the power
relay. This occurs because the output current wi11 ;cchieve its
steady state fault current level before the electro-mechanical
device can transfer to the open position.
Consequently, the power switch must be designed with the source
impedance (fJUIL current) as the primary concern, because if the
source is not limited (zero impedance), the electro-mechanical
switch is an impractical device for the application. To expand on
this, if the breaker trip time is 20 milliseconds maximum and the
maximum fault current is to be limited to 350 amperes (assuming the
trip level was sensed at 100 amperes), a 500 volt, 40 millihenry
series choke is required to be inserted into the system (see Figure
5-21).
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naximum allowable peak current is determined primarily by the
)ility and design of the power switch and drive circuits; 140A
ised upon 175% rated capability to assure providing the 150%
[red.
a
5.7.1
	
Comparison of Electro-Mechanical and Solid Stat R HVDC Power Switches
(Continued)
350A Peak
m
m
K
Cd	 1
u
	
1+-20 maec --♦1
^1	 I
tftl	 t2
Figure 5-21
To meet actual switch drop of .2V, this inductor would have to
be designed to offer no more than .05-.1 volts drop at rated
current which places a severe restraint on the winding size. The
estimated size and weight for this inductor is 48" x 40" x 37" or
1.2 x 1.0 x .94m, and 12,000 pounds or 5400 kilograms.
Another approach would be to use a power transistor as the main
switching element. if the transistor storage and fall times are
assumed to be 4 x 10 -6 seconds maximum and the allowable peak
current is to be 140 amperes*, the series limiter choke, L, can be
reduced to 50 uH as illustrated in Figure 5-22.
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L
m 150	 16 A.Zeak
100
4uaec	 i
50-
u	 ^	 ^
0
tf tl	 t2	 Figure 5-22
I I	
The estimated size and weight of this component is
2.5" x 2.3" x 2.1" and 1.71 pounds or 64 x 58 x 53 millimeters and
.78 kilogram. The only advantage to be achieved with the
electro-mechanical device is reduced switch drop. Typically, the
power relay will achieve 150 millivolts drop coupled with 50-75
millivolts of inductor drop for a 200-225 millivolt switch drop.
This is compared to the typical transistor saturation drop plus
inductor drop of 200 + 100 or 300 millivolts.
A further power switch modification which can be used to either
reduce the value of 1, or to eliminate it, would be to use di/dt
control in the power switch circuit. This would be accomplished by
minor loop feedback within the power switch and has been
successfully applied for RPCs of ratings up to 20A at 28 VDC, 30A
at 120 VDC, and 2A at 300 VDC. A signal proportional to load
current for di/dt control of the main switch base drive can be
obtained in a number of ways, two of which are:
1. emitter voltage degenerative feedback obtained by IR drop
signal proportional to load current; and
2. base current degenerative feedback obtained electromagnetically
from an inductor or transfc.m(-r that carries load current.
The limiting factor -*.n this approach will be the 50A capability
of the power switch transistors.
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5.7.1.1
	 Conclusions and Recommendation
It must be recognized that the electro-mechanical and solid
state switch hybrid is not a feasible approach when the source is a
noncurrent limited or "stiff" source because of the extraordinarily
large inductor required. Furthermore, the forward loss for the
transistor can be made approximately the same as for an
electro-mechanical type. The holding current for an
electrically-held relay will be approximately the same as the
control power loss for the transistorized solid state switch. The
possibility of using a magnetically-held relay will reduce these
control losses at the price of greater complexity, but will not
overcome the basic problem of using an electro-mechanical relay to
interrupt current from a noncurrent limited source. Therefore, the
recommendation for noncurrent limited sources is to use power
transistors for the power switching element.
5.7.2
	 Solid State Switch Circuit Considerations
Since the source is in reality a stiff (noncurrent lim+•,d)
source, several }p roblems result with the switching transistor: (1)
the loads on the output of the static switch will in some cases
contain filter capacitance on their input, and (2) faults in the
load bus require an isolating impedance to safely ensure that the
transistor switch can be turiied off before excessive current is
passed through Lite switch. (This results from carrier storage
within the transistor.)
^r
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5.7.2	 Solid State Switch Circuit Considerations (Continued)
Condition 1 imposes a very low impedance on the switch at
"Lunt-on". A limiting means must be employed for safe operation.
This is especially true for the triple-diffused type transistors,
which will be employed for safe operation. Also, the typical load
capacitance value that may be present is not known .
Condition 2 becomes a necessity in view of the fact that the
transistor switch is driven into hard saturation during the "ON"
time to keep forward losses (Vice) low. When a transistor is driven
into hard saturation, carriers are present in the base-emitter
.junction which maintain the transistor "ON" after the base drive is
removed. This is termed storage time for a device. In addition to
the storage time, the transistor has a finite switching time.
Therefore, there is need for an isolating impedance to limit
the peak current in the switch which will continue to increase
after a fault occurs, even though the base drive is removed. This
impedance is depicted as L1 in the HVDC solid state switch
functional diagram, shown in figure i-23, and the following
paragraphs describe .important circuit parameters.
5-41
5.7.2.1
	 Determination of Series Inductance
The mi,iimum amount of series output inductance (L1) required is
determined b7 the storage and fall times of the particular
transistor used as the power switch. Because the load current
passes through it, it represents an additional series drop and thus
has watts loss associated with it. The watts loss is inversely
proportional to the weight, which results in a trade-off.
The sizing of this inductor is based on the following
requirements:
1. Sensing circuit detects at 100 amperes and removes base drive.
2. I peak will be allowed to be 140 amperes.
3. Voltage applied maximum and worst case is 500 volts.
Utilizing the basic relationship e = L(di/dt) we can solve for
the required inductance, for a Al of 40 amperes. The inductance
required for each microsecond of storage and fall time is:
-6
	
Li
 = e At = (500V) (1 x 10
	 sec.)
Al	 40 Amp,
Li
 = 12.5 x 10 -6H per microsecond of storage and
switching time.
A tabulation of required inductance as affected by power switch
shut-off time is shown ;n Table 5-3, while Table 5-4 shows the
relationship of inductance, losses, and weight.
5-42
5.7.2.1	 Determination of Series Inductance (Continued)
Table 5 -3
Power Switch Operating Time Vs. L1 Requirement
istg +
L1 (pH
t f (usec. ) 1 2 3 4 5 6 7 8
12.5 25.0 37.5 50.0 62.5 75.0 87.5 100.0
Inductance
50 UH
62.5 Jill
80 pH
100 pH
Table 5-4
Series Inductance Vs. Losses/Weight
Weight (Pounds/Kg.)
Losses	 CU	 FE	 TOTAL
(Watts)	 Lbs.	 Kg.	 Lbs.	 Kg.	 Lbs.	 Kg-
4	 0.93	 0.42	 1.67	 0.76	 2.60	 1.18
8	 0.59	 0.35	 1.12
	
0.51	 1.71	 0.78
16	 0.35	 0.16	 0.75	 0.34	 1.10	 0.50
4	 1.13	 0.51	 2.19	 0.99	 3.32	 1.51
8	 0.76	 0.34	 1.46	 0.66	 2.22	 1.01
16	 0.47	 0.21	 0.98	 0.44	 1.45	 0.66
4	 1.48	 0.67	 3.02	 1.37	 4.50	 2.04
8	 1.04	 0.47	 1.86	 0.84	 2.90	 1.32
16	 0.58	 0.26	 1.30	 0.59	 1.88	 0.85
4	 2.03	 U.92	 3.68	 1.67	 5.71	 2.59
8	 1.24	 0.56	 2.47	 1.12	 3.71	 1.68
16	 0.80	 0.36	 1.67	 0.76	 2.47	 1.12
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5.7.2.2
	
Input Capacitance Determination
The power switch circuit of Figure 5-23 utilizes an input
capacitor, Cl, whose purpose is to provide a sink for the energy
stored in the line and source inductances that feed the solid state
switch. The table below shows the input capacitor (Cl)
requirements for the solid state switch as a function of this line
and source inductance. C1 is selected such that the voltage step
produced will be limited to 20 volts at an input of 500 volts, and
with a peak current in the input lines of 140 amperes.
Source Inductance	 Input Filter Capacitor (C1)
10 pli	 10 uF
20 uH
	
20 uF
30 uH	 30 uF
*Cl is determined by the relationship 1 LI 2 = 1 CE 
2	 2
CCMTItOL STATUS
Figure 5-23
HVDC SSSW Functional Diagra q
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5.7.2.2
	
Input Capacitance Determination (Continued)
The results show a quite linear relationship that requires 1
microfarad for each microhenry of source inductance.
In considering likely values of source inductance, both the
power supply and the feeder lines should be considered. The S.O.W.
defines the applicable sources as solar arrays and DC-DC inverters;
feeders are assumed to be at the most approximately 20 feet (6.1
meters) of #8 wire.
For solar arrays, a source impedance that is capacitive and
resistive is presented by the semiconductor constituency of the
array. Therefore, no inductance is attributed to array-type
sources.
For DC-DC inverters, many circuit permutations nre possible
when considering the possible methods of filtering, regulation, and
limiting which affect the transient and overload behavior as well
as output transfer characteristics. For this analysis, inverter
sources will be assumed to have non-inductive outputs, since
specific definitions were lacking and since there is a greater
probability of a capacitor output type filter.
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5.7.2.2
	
Input Capacitance Determination (Continued)
f
In evaluating the impedance presented by the feeders, little
can be defined at this time regarding configuration, relationship
to a ground plane or pairing of the source and return leads. In
addition, the impedance presented to a step wave front that would
be encountered in event of a heavy fault would probably vary from
the values obtained by DC or AC methods. However, in attempting to
establish a measure or range of values, the following references
we.- used:
1. From the I.E.E.E. Std- 128-1976, Guide for Aircraft Missile
Systems, the impedance at 400 Hz for #8 wire feeders would be:
ZF = .7 + j .226 per 1,000 feet (.3 kilometer)
or
z  = .7 + jw (90 x 10 -6 )` per 1,000 feet (.3 kilometer).
For a 20 (6.1 meters) foot feeder:
Reff	 •014 x 2 = .028 ohms,
L = 1.8 x 2 = 3.6 uH.
2. A classical analysis of a closely coupled #8 pair with 1/16th
(1.6 millimeters) thick insulation gives .2 uH per foot (.3
meter). Twenty feet (6.1 meters), then, of this would result
in 4 uH inductance.
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5.7.2.2
	 Input Capacitance Determination (Continued)
3. From Reference Data for Radio Engineers, for telephone line
pairs at 100 Hz:
Z = 6.82 + jw 3.53 per mile (1.6 kilometers).
For a 20 (6.1 meters) foot feeder:
Reff = • 026 ohms,
L = 13 UH.
4. And from wire tables, for #8 wire:
RDC = .628 ohms per 1,000 feet (.3 kilometer)
or
for a 20 (6.1 meters) foot feeder:
RDC = .628 x 40/1000 = . 025 ohms.
On this basis, for the power sources and feeders being
considered the source impedance range is approximated at:
Rs = .025 ohms minimum,
Ls = 4 -15 UH.
With these values, the value of C1 would correspondingly range
from 4 uF to 15 UF.
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5.7.3
	
Further Trade-Off Considerations
As discussed in Secti,;a 5.7.1, it was determined that with high
current capability sources, an electro-mechanical switch was
impractical because its slow operating spegd'required an
excessively large current limiting inductor.
The use of state-of-the-art devices in a "most likely to
succeed" circuit approach also fell short of performance goals.
Reflecting upon these discrepancies, it is concluded that some of
the performance requirements impose constraints that are
inconsistent with present devices and technology. For instance,
the requirement for 200-500V operation, .2V maximum switch drop and
20W maximum dissipation at 80 amperes is not realizable with
available or soon to be available power transistors. The
additional IR drop of the fault current limiting inductor pushes
the switch drop and losses further beyond limits.
In considering the next step, two different applications were
considered that could be served by separate implementations. One
application is with soft sources in which efforts to achieve low
switch drop and low power losses are paramount. The other
application is for hard sources, but the switch drop and power
losses are not as critical and can be evaluated on the basis of a
watts/pound trade-off.
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5.7.3	 further Trade-Off Considerations (Continued)
The embodiment of a high efficiency device for use with soft
sources can readily be accomplished in the electro-mechanical
breaker form described in Section 5.7.1, without inductor, but with
solid state turn-off circuitry.
Considering switchgear for stiff source applications, it would
be worthwhile to review the performance requirements from the
viewpoint of solid state implementation. The following analysis
considers changes that could be made in solid state swi-:ch (SSSW)
performance requirements resulting in improvements in areas of
design difficulties, circuit complexity, unit size, and weight.
5.7.3.1	 Switch Voltage Drop_ and Di.ssipation
The .2V max mf.° swit-h voltage drop along with the 20W maximum
dissipation are undoubted'--y the most difficult requirements to
meet. Considering the .2V switch voltage drop, the following are
c •.>mpoundi.ng factors that make meeting this requirement herculean:
1. To meet. .2V saturation voltage at 80 amperes, three to four
large poi^• , r _rarsistors or many smaller devices must be
naralleIed.
2. The ballast inductors IR drop adds to the switch drop,
obtaining .05V drop at rated current results in an inductor
weight of 2.6 pounds (1.2 kilograms).
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5.7.3.1	 Switch Voltage Drop and Dissipation (Continued)
3. The need to provide overcurrent protection requires the use of
a current-to-voltage transducer, which in its simplest form is
a resistive element that adds another ,05V drop at rated
current. This voltage drop could be reduced at the expense of
circuit complexity with a current transformer approach (i.e.,
transductor), but this is not recommended.
From the standpoint of switch voltage drop itself, the value of
.2V compared to 1.OV or 2.OV is insignificant at the voltage levels
being considered. However, the dissipation due to the switch drop
is the major loss in the SSSW and would increase from 16W at
.2V	 to 80W at 1.OV	 and 160W at 2.OV	 at rated load
sw	 sw	 sw
current (80 amperes).
If the allowable switch voltage drop was considered on the
basis of being within the confines of meeting a specified SSSW
efficiency, perhaps a more amiable solution could be obtained.
Considering nominal bus voltage, 300 VDC, the relationship between
the allowed power loss and the maximum switch drop voltage is shown
in Figure 5-24.
Of significance is the feasibility of using Darlington
configurations in the power switch if the allowable power lots is
in the vicinity of .5 to .75%. The use of the Darlington power
stage offers the following advantages:
1. Reduction of drive power requirements by a fact,,r of about ten
per stage, simplifying the drive circuit and lowering its power
level.
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5.7.3.2
% Power Loss in SSSW
Figure 5-24
Effect of SSSW Loss Allocation Vs. Maximum Permissible Switch Drop Voltage
2. The potential of eliminating transformers from the drive
circuit and thereby their associated size and weight.
3. The possibility of performing "active" di/dt control, thereby
either significantly reducing or eliminating the fault current
limiting inductor.
4. Improved SSSW dissipation at no load and light loads since the
drive power is significantly reduced; consequently, the
continuous control power drain will also be lower.
Current Hating
The considerations for current rating are twofold: rated rind
the interrupt peak values. The rated value of current affects t:,e
power dissipation in the SSSN'.:.i:e the interrupt peak current
represents the short-term capability that must be designed into the
5-51
0
3.2
	
Current Rating (Continued)
power stage. Generally, any red::-..,ion in the 80A rating would be
beneficial. A rating of 50A has been suggested by NASA as an
acceptable continuous rating. This will reduce power levels and
dissipations proportionally in the power and drive stages.
Considering the peak interrupt current value, the
corresponding value for the 50A rating would be 50 x 140 or
80
87.5 amperes. Considering this peak level, either one or two D60T
type devices as the output element are feasible, offering
simplification, size, and weight benefits.
5.7.3.3	 Voltage Rating Considerations
The specified operating voltages are:
Rated Operating: 300 + 100 VDC
Total Operating: 200 to 500 VDC
In the selection of power transistors the requirement to
operate with potentials of up to 500V led to the selection of 600V
devices. As a trade-off: if the interpretation of the operating
limit is such as to consider the band from 400 to 500 VDC as a
transient voltage region and if OV protection could be performed
within the SSSW at and slightly below the 500V, then there would be
two opportune possibilities:
1. There are more transistors available in the 500-550Vi
ceo
 class
than in the 600V Ge class, some offering significant
size/weight savings.
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	5.7.3.3
	 Voltage Rating Considerations
2. The value of the input capacitor, Cl, was determined upon the
basis of being able to absorb the energy kicked back from the
source-feeder inductance when a heavy fault is cleared. The
energy to be dissipated in this condition for 80A peak and
10 uli is not excessive, .032 joules, and is well within the
capability of varistors and Zener diodes. Also. it is felt
that varistors and Zener diodes will provide more positive
protection for the SSSW as they operate at or become active at
it
	 threshold/protection level, whereas a capacitor
would be entirely passive and offer no degree of protection
beyond for spike voltages and short-term transients.
	
5.7.3.4	 An ive di/dt Considerations
The inclusion of L1 was to preclude the excessive fault current
levels that could occur at power switch turn-off. The
50 uH value was predicated upon limiting the peak short circuit
current to 140 amperes with a 4 usecond turn-off time and a 500
VDC source. While L1 has the attribute of providing "saving grace"
in event of a severe output fault, it has a number of abominable
effects:
1. its 1R drop acids to the switch voltage drop;
2. it is a sizeable and weighty component;
3. it acids turn-off duress to the power switch by virtue of
assuring inductive turn-off conditions; and
M.
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5.7.3.4	 Active di/dt Considerations (Continued)
4. the value of 'T' selected only meets the situation for maximum
transistor turn-off time (4 Usecondg), maximum supply voltage
(50OV) and the desired value of peak fault current (140A).
However, at 400 VDC the maximum value of load capacitance
without causing an overcurrent protection trip-off would be only
about 2 UF.
If active instead of reactive, di/dt load current control is
employed by using minor-loop feedback in the power switch; these
detriments could be for the most part surmounted. This technique
was successfully employed in the previous RPC development programs
and is feasible only in the Darlington power switch configuration
because analog control during switching operations can only be
accomplished in driver stages without incurring the risk of power
switch secondary breakduwns. For a reference, the 30A/120 VDC RPC
had a short circuit response of about 90A peak in 230 Useconds,
while the 1A/300 VDC RPC had a 12A peak in 145 Useconds. For
this application, a good beginning would be an 80A peak in 100
Useconds based upon:
1. an instant trip level about 175% of rated; and
2. an overload persistence that allows almost full voltage, full
current utilization of the power switch transistors without
exceeding their SOA capabilities.
With these values, an anticipated load capacitance of 10 uF.
can be handled without causing inrus ti ,.,ercurrent trip-offs. From
the original design, this represents a fivefold increase in inrush
capacity with the SSSW acting as c softer charging source.
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5.7.3.5	 dv/dt Considerations
Finally, dv/dt is a consideration in that it is a consequence
of the performance of the SSSW with inductances in the power
circuit path. One important function of the SSSW is that of an
interface: it determines how the load appears to the source and
vice versa. If the SSSW exerts an inertial effect upon current
transistions (i.e., load switching and fault removal), then to both
load and source this also provides dv/dt benefits. Allowing
reactive energy to be dissipated at a smoother rate will help make
the overshoots and inrushes more benign, uniform, and repetitive
while hopefully precluding the need for a power switch snubber that
would be large in size and degrade SSSW reliability.
5.8	 Recommendation
5.8.1	 New Option Recommendation
It is recommended that a new option:, designated as Option II,
Type C, be considered with the following specifications:
Parameter	 Limits
Rated Operating Voltage	 200-400 VDC
Max. Transient	 500 VDC
Source Current Capability 	 500 Amperes
NaLed Output Current	 50 Amperes
Interrupt Capacity 	 80 Amperes
Efficiency: Min.	 99.0%
Objective	 99.5%
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5.8.2	 Proposed Circuit
The HV SSPC circuit, shown in Figure 5-25, represents a uniting
of the trade-off considerations in this section. Its specific
objectives are the attainment of SSPC-like performance in the
context of all specification relaxations being given. This is a
^l
	
	 circuit that was recommended and became the genesis of Task IV. It
is based upon the established circuitry of the prior 120 VDC and
300 VDC programs.
4-
HVDC Supply	 LOAD
(Input)	 (Output)
+28v
C TL
STAT
Figure 5-25
HVDC SSPC Functional Schematic
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SECTION VI
DESIGN AND FABRICATION (TASK IV)
lk^
.1	 6.1	 Task Objectives
The objectives of Task IV, based on the results of Task III,
were to formulate a maximum of two designs for each type of
switchgear and build one breadboard model of each type.
	
6.2	 Synopsis
The purpose of this task was to design and evaluate suitable
circuit approaches to meet the performance specifications that were
formulated in Task III. The first specification is for an
80A/200-400 VDC latching-type relay with solid state commutation,
whereas the second is for a 50A/200-400 VDC SSPC. This section
includes circuit descriptions for these two HVDC switchgear designs
that were evaluated in Task V. Design specifications D-774147 and
D-774149 for these devices are included in Appendix B and C
respectively.
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6.3	 80A1400 VDC EM/SSCB
The goal is to develop a circuit breaker for 11VDC applications
 S
that utilizes a solid state arc extinguishing circuit (i.e.,
current commutation) that will provide the desired physical size
t
&dvantages along with operational and reliability benefits. The
critical performance parameter requirements are:
Operating Voltage
	 200-400 VDC
Rated Current	 80A
	 r
Max. Interrupt Current
	 100A
Max. Contact Drop 	 .20 V at 80A
	
fi
Operating Mechanism
	 Latch-Type
Weight Objective
	 3.5 Lbs* 0.6 kg)
,Actual unit weight achieved was 3.05 Lbs (1.4 kg).
6.3.1	 Circuit and Semiconductor Considerations
There are two types of solid state power devices that can
provide 400V/100A interrupt capability as required: SCR or
transistors. As shown in Table o-1, the advantages of the SCR
outweigh those of the transistor. However, the current turn-off of
SCRs in DC circuits is difficult, but it can be accomplished in two
ways:
1. reverse gate turn-off devices; and
2. L-C commutation.
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Table 6-1
SCR/Transistor Comparison
Comparative Rating
Parameter SCR Transistor
Power Gain High Low
Device Size h Weight Small Large
Voltage Capability High Fair
Current Capability High Low
Turn-off in DC Circuits Difficult Easy
Considering SCRs, the GTO (gate turn-off) device availability
technology is not considered as "arrived" yet, and therefore, rot
worthy of serious consideration for this application. The L-C
commutation approach has been proven, but is incapable of meeting
the weight objectives due to the weight of commutation circuit
components required.
Consequently, the solid state power device selected was a
silicon power transistor which presently is available with the
capabilities of reliable switching in 400 Vi)C/lOOA circuits.
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6.3.1	 Circuit and Semiconductor Considerations (Continued)
A second significant decision to be made regarded the means of
actuating the transistor commutation circuit. Possible methods are:
1. signals derived from close and trip input signals;
2. arc sensing detection; and
3. auxiliary contact actuation.
Of these possible methods, the third was selected on the basis
of offcr.ing the least complex circuit approach and availability.
	
6.3.2	 Circuit Description
The circuit diagram, Figure 6-1, shows the circuit which
evolved for implementation into the prototype devices that were
assembled and tested. The transistor stage is an NPN Darlington
configuration utilizing three 500V/50A devices, one transistor (Q1)
driving two transistors (Q2 and Q3) in parallel.
The input signal to Q1 is obtained from the parallel circuit
paths consisting of R1-C1-K1A and R2-C2-K2A. K1 and K2 are
auxiliary contacts that operate in synchronization with the power
contacts, KA and K5, which are connected in series.
To understand circuit operation, assume the circuit breaker is
in the open state; that is, KA, KB, K1A, and K2A are open. Q1, Q2,
and Q3 are nonconductive and a small bleeder current flows through
R5, CR6, and CR7, due to the open circuit potential drop (VDC)
across KA and KB. This causes a reverse bias voltage in the Q2-Q3
base-emitter circuit that enhances the transistor's blocking
voltage. Contacts K1B and K2B are cl-sed, shorting the Q1 base to
improve its voltage blocking capability.
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R1	 HVDC SUPPLY
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R2	 ^i'	 I
C2	 ,u	 CR8	 IKB
Q 1	 R5	 II
I
	
Q2	 Q3	 I
_	 1
R3	
R4	 CR6
	
— —	 CR7	 I
—
Load
K2A
KIA
Cl
1"",	 K28
K I B
	 — —
Trip
Com.
Close
Ckt . Des_
Cl. 2
CR1-5
CR6-8
K
Q1-3
R1, 2
R3, 4
RS
Description	 Part Number
.01 VF/1000V	 Semtech Type SCR or Equivalent
lOOV/5W	 1N5378B
60OV/6A	 Material Type MR756
Ckt. Bkr.	 W AVB-236A
50OV/50	 Solitron Type SDT55472 or Equivalent
100 /.SW	 RC20GF101J
IK/.25W	 RC07GF102J
15OK/1W	 RC°ZGF154J
Figure 6-1
AVC-41 EM/SSCB Circuit Diagram
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6.3.2
	
Circuit Description (Continued)
If the circuit breaker is subsequently operated by applying a
P
close signal to its coil, the NO main and auxiliary contacts will
move into their closed position. The auxiliaries typically operate
a millisecond later than the main contacts in closing, so that the
main contact will establish the current flow from source to load.
With the main contact closed, the transistor circuit is effectively
shorted out. However, the bouncing of the main contacts
immediately after closing that would normally result in arcing is
effectively clamped out by the transistor commutation circuit.
When K1A and K2A are closed and a voltage potential across the main
contacts, as occurs with contact bounce, current flows through R1
and R2 into the Q1 base, causing Q2 and Q3 conduction and clamping
of the power contact drop to about 25 VDC (see switch voltage
waveform pictures for closing, the .5-1 milliseconds immediately
after contact closure).
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6.3.2
	 Circuit Description (Continued)
When the breaker is opened, the transistor circuit it
the circuit breaker in a soft turn-off commutation that occurs in
the following manner. In opening, the auxiliary contacts K1A and
K2A lag, timewise, the main contact opening on the order of 1
millisecond. Consequently, as the main contacts (KA and KB) open,
the potential buildup across them for this 1 millisecond period
results in base drive to Q1 and the conduction of the transistor
switch and the transfer of load current from the metal contacts to
the transistors. This results in the elimination of arcing while
the contacts open sufficiently to block the full HVDC potential.
When the auxiliary contacts K1A and K2A open, base drive is removed
from Q1 at a controlled di/dt rate determined by C1-R1, C2-R2, and
circuit operating voltage. This results in a "soft" contact
voltage rise across the circuit breaker contacts.
6.7
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6.3.3	 Reliability Analysis
A reliability stress analysis was performed on the AVC-41
EM/SSCB as it would be configured for a production version. This
analysis was done by MIL-HDBK-217C procedures with the following
ground rules and considerations:
1. environment = space fixed;
2. redundancy in the Zener diode string (CRi-5) and transistor
drive circuits (RI-K1A and R2-K2A) was not considered in the
analysis to provide conservative FR values;
3. transistor stresses are based on .1% duty-cycle at rated load;
4. the contactor FR is based on aircraft performance data; and
5. an ambient of 60 0C was assumed as being typical for
application.
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K,
*	 E-M CKT @KR RELIABILITY ANALYSIS 	 *
	
`	 *	 MIL-HDBK-2)7C	 *
	
^
	
*****************^*************++*+*****^+******^*
ITEM	 N0.	 TEMP
RESISTOR-RCP 4 60
RESISTOR-RCR 2 60
CRPACITOR-CKR 2 60
TRRNSlSTOR-NPN 3 75
DI0DE-GILlCON 2 65
DIODE-ZENER 3 65
HRND SOLDER 29 CO
PELHY 1 C.
CONTACTOR: 1 60
TOTAL FHILURE RH[UMILLION HOUR'
STRESS F-RHTE T0THL
0.00 0.0000 0.@0n1
0.40 0.0000 0.0001
0.30 0.0000 0.0001
0.52 0.1571 0,4714
0.00 0.0051 0.Q103
0.^11 0	 0116 0.034R
0.0@ 0.00	 6 0.0754
0.0l 0.0028 0.0028
0.00 10.0000 10.0000
10.H&I
'	
*^+****^******^**+**^+^+~*+^*~+~^^^+*^+^
^	 +
^	 MT8F= 9 x JG5	 HOURS	 +
*	 *
+^++**++***^**+^^^*^*^+-^+++++^+^^++^,^+
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6.4	 5OA/400 VDC SSPC Description
	 !.
r
6.4.1
	 Circuit Objectives
The following criteria were established for circu't selection:
I. SSPC circuitr_- is to be based on proven circuits and
concepts of the previous 120 VDC and 300 VDC programs.
' 2. Performance-wise, the SSPC should utilize instant trip-type
overload protection and other functions as defined by
D-774149.
6.4.2
	 SSPC Functions
Referring to the schematic diagram (ED 393830), t-.he following
functions are provided:
1. Control Functions
a. Power Supply
b. Control Switch Logic and Time Delay
c. Power Ready
d. Trip Lockout
e. Drive Circuit
f. Power Switch
2. Protection Functions
a. Overcurrent
b. 28 VDC Undervoltage
3. Indication Function
a. Tripped Indication
PRECEDOG PAGE BLANK NOT F1L.MEu
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Control Function Descriptions6.4.3
Power Supply
The purpose of the power supply is to provide regulated DC
voltages for the SSPC circuits. The 28 VDC supply voltage is
regulated down to about 14 VDC by the CR14-23-24-25 string and I
and is maintained for 28 VDC supply variations ( +7V). The
CR-14-23-24-25 diode string provides temperature stability for
regulated voltage. The 6.8 volt regulated voltage is provided for
the CMOS logic devices. CR13 provides protection against a
component failure that could cause abnormally high regulated
voltages, i.e., Q1 short, T1 secondary-primary short or
CR14-23-24-25 open. Filtering is provided by C4 and associated
components.
6.4.3.1
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Power Supply Micuit
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b.4.3.2
	
Control Switch Logic and Time Delay
The purposes of this circuit are to:
a. interface between the external SSPC OFF/ON control switch or
signal; and
b. provide voltage hysteresis and time delay for operyti011
stability.
As shown ill 	 circuit diagram, the external control switch is
a grounding device which when closed results in an "0" level signal
at. the control input and whsn opened results in a "1" level
signal. 'rhe circuit is designed to operate with a 171, device in
place of the switch. The control input voltage is applied to Gates
Z1A and Z1B which operate as threshold detectors and to ZZA, Z1C,
and 'LID which complete a toggle circuit. The circuit is designed
to operate with a small amount of hysteresis (established by the
ZIA and Z1B input connections) and provide a digital logic signal
to response to th ► voltage level (CSW.in ) at the control switch
terminal	 rhe output signal of FID, CS, is high whe.,► the "CSW
in
level is low and low when the "CSW. 	 level is high. The "CS"
► n
signal is gated with the Power Ready Signal (YR) so that the "CS"
signal only operates the Control ~witch Time Delay (CSTD) when the
PR signal is absent. The CSTD function is provided by Z5, a DIGS
IC which is a digital time delay device of the contact bounce
eliminator type. The CSTD period is oil 	 order of
milliseconds, is a function of C5, and is prw i,!ed for both turn-on
and turn-off.
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Figure 6-4
Control Swi-.ch Logic and lime Delay Circuit
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b
	6.4.3.3	 Power Ready
The purpose of the Power Ready (PR) function is to initialize
the SSPC logic circuitry when 28 VDC power is applied. This is
accomplished in the PR circuit by an R-C time delay (R25-Cb-Z2B)
circuit which generates a pulse persisting for about 30
milliseconds when 28 VDC power is applied. This PR signal is
utilized to lock out the undervoltage and control switch circuits
and reset the control switch time delf:v and trip lockout circuits.
	
6.4.3.4	 Trip Lockout
The Trip Lockout (TLO) function is utilized to provide
trip-free operation for the prevention of SSPC OrF/ON cycling in
the event of an overcurrent (OC) or an undervoltage (UV) trip-off.
The TLO retention is provided by 74A and Z4B which are connected to
form a NOR flip-flop circuit. The PR and CSTD signals affect reset
of the TLO circuit. The occurrence of an OC signal, via Optical
Coupler OC1, or an undervoltage time deay (UVTD) signal causes the
setting of the TLO circuit. The TLO signal is used to.
a. clamp the drive circuit via OC2;
b. de-energize the drive oscillator circuit; and
C. activate the stbtus indication circuit.
Once the TLO circuit is set, it can be reset by closing and
then reopening the control switch or removing and reapplying the 28
VDC power.
6-18
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Power Ready Circuit
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6.4.3.5
	 Drive Circuit
The purpose of the drive circuit is to provide amplification
and electrical isolation for the logic "ON" signal which becomes
the input drive signal to the power switch. The ON signal occurs
t
when the CSTD signal is present and the PR and TLO signals are
absent. The ON signal is amplified by Field Effect Transistor, Q8,
which provides the grounding path for the Royer oscillator
comprised of Ti, Q9, Q10, and associated components. The secondary
of T1 is full -wave rectified by CRS through CR8 t^ provide poSicive
and negative voltages which provide base drive to the power switch
and energize the overcurrent protection circuit.
b-20
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Prive Circuit, High Voltage DC, Solid State Power Controller
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6.4.3.6
	 Power Switch
The power switch consists of Power Transistors Q3A through Q4B
and associated parts. This PNP-NPN configuration is known as the
complimentary Darlington type circuit. As shown, three paralleled
PNP transistors drive two paralleled M IN transistors to provide the
necessary power handling ability. T2 is connected between the PNP
driver and `,e NPN output transistors and an isolated winding has
R4 as a load. The purpose of T2 is to provide dynamic current
limiting to protect the power switch and iimit peak let-through
currents during load transient. and short circcl it conditions. High
voltage transient protection is provided for the purer switch by
the string of Zener Diodes CR3A-CR3F., which will break down for
power switch voltages exceeding 450 volts. Power switch and load
commutation is provided for by Rectifiers CRl and CR2. A small
voltage proportional to the load current amplitude is provided by
RS1 for the overcurrent protection circuit.
The power switch is turned on by the drive circuit whose
negative DC output voltage, -V 
DR' 
is applied as base signals to
the Q3A, B, and C through Rli, R6, R7, and R8. Consequently,
wherever the drive circuit is energized, base drive is applied to
the input stage of the power switch to turn it on and apply the DC
supply voltage to the load. Shaping of load current rise and fall
at turn-on and turn-off is provided by the feedback loop comprised
of the power stage, RS1, R10, and Cl. This shaping protides
soft-action in power switching operations and effective di/dt
control which reduces the load switching transient voltage effect
caused by inductance in the power circuit.
6-22
6.4.3.6	 Power Switch (Continued)
The circuit consisting of 0(:' and U2 is utilized to clamp out
the base. drive to the power stage when an overcurrent trip-off
occurs. This is necessary to limit the peak current amplitude
which occurs under short circuit conditions.
POWER IN
r
-V D1
POWER VUT
P('WER
GROUND
figure 6-8
Power Switch Circuit
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6.4.4	 Protection Function Descriptions
Overcurrent Protection
The overcurrent protection circuit consists of Operational
Amplifiers Z6A, Z6B, dnd associated components. Its purpose is to
monitor load current and to provide a trip si ,4nal whenever the
current level exceeds the minimum overcurrent threshold level,
nominally about 1.25 per unit (T.U.) or 62.5 amperes. The tripping
time is inversely related to the level of overcurrent; that is, the
greater the level the shorter the tripping time. The overcurrent
circuit functions in the following manlier.
The VS sensing voltage, proportional to the load current
level, is applied as the input signal to Z6B via R13, and compared
to a stable reference signal provided by CR9, 1112, and R14. This
reference signal is designed so that overcurrent tripping will not
occur for load currents below the 1.25 pu minimum pickup level.
However, for load current levels above this, Z6B performs as an
integrator, i.e.:	 the Z6B output voltage at Pin I increases at a
rate proportional to the amount of load current excess over the
operating level and the circuit RC time constant of R13, R15, and
C3. Current-time performance limits for this circuit ere shown on
Page A-12 of the Appendix.
The output voltage level of ZbB is sensed by Z6A (Pin 5), which
functions as a comparator. When the Z6B witput voltage exceeds the
CR9 voltage level (at p in b of '..oA), the ZoA output goes positive,
driving the LED input of Optical Cu.pler OC1, which propagates the
OC trip sigi.al into t!!e logic circuit causing SSPC trip-off and
setting of the trip lockout.
6-24
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6.4.4	 Protect ion I'unction Description~ (Continued)
The overcurrent circuit is energized by the +V 
DR 
end -VIER
voltages obtained from the drive circuit. Consequently, this
circuit is only energized when the SSPC is in the ON state. The
circuit has been designed to provide elmost instantaneous tripping
in the event of short circuits, even in the event of turning on
into a short circuit.	 Diodes CR10 and Ck11 are inc.orperated into
this circuit to improve the operational speed of ZbA anti Z6B by
maintaining their output voltages, within one diode voltage drop of
their intuit voltage thoicl)y nrec.ludiiig saturation mode operation.
+VDR
VS
—VDR
i'igure b-9
Overcurrent Protection Circuit
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6.4.4 .2
	 28 VD(;_lJndervo 1 tie Protection Circuit
The purpose of this circuit is to protect the SSPC in event the.
28 VDC supply voltage becomes excessively low. This i.rotection is
ecessary because the 28 VDC supply is u.;ed to power the drive
circuit and when the 28 VDC supply drops below As 21 volt lower
limit, drive to the power switch will be reduced, ',hereby risking
excessive switch voltage drop and power di.sipation.
'rhe input to the 28 VDC UV circuit is the 28 VDC supply
voltage, which is applied via R27 and CR18 to the Q5 base. When
the 28 VDC supply voltage is above 21 volts, CRIB is broken down so
that a base signal is applied to Q5 arid Q5 is in the conducting
state and its collector voltage is at a low potential. Whenever
the 28 VDC drops below the 21 volt level, depending upon the actual
CRIB breakdown voltage, there will be a level below which CRIB, and
, uhsequently Q5, will hecome nonconductive. When this occurs, the
"high" Q5 collector voltage signal applied to Gates Z_F, and Z3C
results in the (1V trip signal at the output of Z3C. The UV trip
signal is inhibited at the time 28 VDC power is applied to the SSPC
by the power ready (PR) signal to preclude UV trip sigr.als at
turn-on.
The UV trip signal results in the setting of the trip lockout
(TLO) circuit, so that the SSPC will require resetting in order to
return to the ON s+a,@ even though the 28 VDC supp:y voltage has
returned to :formal operating limits. 'rhis retentive lockout will
preclude load cycling in :went of a f l-ztuating 28 VDC supply
voltage.
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6.4.5	 Indication Function Description
6.4.5.1
	 Status Indication Circuit
The status indication circuit consists of Q6 and associated
components. Q6 provides a clamping ground path for a 28 VDC/40 ma
load connected to the status indicator terminal. Whenever the TLO
circuit is energized, as occurs when the SSPC has been tripped off
either by an OC or 28 VDC UV condition, a gate drive signal is
applied to Q6 via R30, causing Q6 to be conductive, allowing
current to flow in the load connected externally to the SSPC at tYe
status indication terminal. Reverse voltage protection for Q6 is
provided by CR19.
Figure 6-11
Status Indication Circuit
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SECT l ON V I I
likFAI)IMAKD TEST AND EVALUATION (TASK VI)
	
7. 1
	 T,Isk Ohjec:t Ives
a. Provide a test plan which describes the test circuits, test
eyuipmetit, and the objectives, number, and types of tests
to be performed to demonstrate switcligear performance.
h. Evaluate each breadboard model to determine its technical
capability to meet thy• specifications, identify potential
problem areas, and incorporate corrective modifications.
C. Record and compile the data for the particular types and
designs selected to be fabricated as Engineering Models.
	
7.2
	
Test Plans
A synapsis of the test plans for the HVDC E.M/SSCB (Type AVC-41)
is shown in T.Ihle 7-1 ,ind for the IlVDC SSPC ('Type AVC-43) in Table
7	 Thest ;, fans ors • intended to pi(ivide hoth development .Ind
acceptance test. data.
	
7.3
	
Performance-Data Summary
Breadboard performance data i., summarized for the two HVDC
switchgear designs in Tables 7-3 and 7-4. Pictorial datI was also
taken, belt is not shown here as it will he for the most part a
dupiication of that appearing; in Section A of this report.
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Summary of the Test Plat.
Item No. Tests
	
I 'I*Vniperature	 °C B/ B	 Unit EM	 Uii i t s i
1 Dielectric 25 X
2 Static Tests 25 X x
-40 \ x
?00 \ x
l
3 251011'	 Toff'	 1 rise ,	Tfall
-40 \ y
1rj
4 Trip Characteristics 25 S
-40 \ x
100 X X
5 Trip Free	 -	 --15
-40 \ x
100 X
b Reset Time	
^
25 X t
-40
100 \ x
38 VDC Tests 25 \ x
-40 X x
100 S X
K Short	 Circuit	 Response 25 x
-40 \ X
100 `: x
y Transient	 Voltage Tests 25
25
-
-
X
X10
L --I-
Vacuum Chamber Tests
--	 - --
--- —	 - --
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Table 7-4
AVC-43 SSPC Breadbu,ir.i 1'erform,uice Sunrm.iry
I
I
Parameter
I
Power Switch Leakage
i Power Switch Volt ,ige Drop
SSI'C T'ow'er Oissip.it ion
I
r
I SSPC FA t it , iowiy
I Ovvrshoot
SSPC Response 'Times
OC 'tripping Times
I
I
I
I
I
2t; VDC Input Current
j 28 VDC UV Prot,^ct ion
I
j Cu~ tili'o l Circuit	 ---
I
j Tim, , to Reset
j Status Indication
I
I
1I
Special Limit (11-174149)
. 0 ma Max.
1.90 VDC Max. (i 50A
I oOW Max. "ON"
5 .OW max. "OF1.,,
5.0W Max. "TRIPPED"
99.0°11 Min.
,000% Max. Amplitude
10 Usec. Max. Time
.01-10 msec. Turn-On
10-500 Usec. Rise Time
. O1 - 10 msec. T111-11-Off
10-1,000 Usec. Fall Time
55-70A Min. 1'(1
.25 Sec. Min. Cd b5A
. 10 Sec. Min. (► 70A
.0-'-1.8 Sec. (d 80A
0-0.3 Sec. (1 90A
0-0.06 Sec.	 100A
1'10 ma M.tx.
Measured Values I
I
(-40°C to +1000C)I
I
.0o8-.710  ma	 I
1 . 7 8 VDC	 j
73.7-92.4W
.78-I.OtW
	
I
1.^3-1.bOW	 I
99. 1 -99 . b°„	 I
0
	
j
0
	
j
---1
t,.5-8.P cosec	 I
SO-100 ysec.
0.6-9.5 msek
85 -370 lisec.	 I
b2.8-69.OA	 I
2.2 Sec. Min.	 I
.335 Sec. Mitt.
.035-.04b Sec.
.0004-.025 Sec.	 I
120 ma	 I
17.4-17.8 VDC	 j
S-11 msec.	 I
	
2-b0-3.'27 VDC
	 I
2.41-2.77 VDC	 I
`_•-8 msec.	 I
	110-.119 VDC	 j
(10 ma)	 I
0	 I
,
i
15-21 VDC Min. PU
5-15 msec. I'ir,,• Ovkly
4.0 VDC Max Turn -On
').0 VDC Min. Turn-Off
.5 VDC Sat. Volt
QA 40 ma (Tripped)
10 a Leakage Max.
(d 30 VDC W!'F /ON)
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8.1	 Task Objectives
a. Make detailed designs and fabricate four (total) Engineering
Models of the selected types of switchgear.
b. These models shall be capable of vacuum chamber operations at
pressures in the range of 10 -5 to 10 -7 torr.
	
8.2
	
EM/SSCB Packaging Design
The packaged Engineering Model design is shown iii the Figure
8-1, Outline Drawing. With NASA's approval, this unit was not
fully designed for operation in the vacuum. Figure 8-2 depicts the
construction details of the design.
The electro-mechanical portion consists of the high performance
Westinghouse Aircraft Circuit Breaker to which was added a breaker
cross-section sized printed circuit board containing the solid
state commutation circuit components. The case was then modified
in height to incorporate the added components and to provide a
slightly "stretched" ver-ion of tae original CB design. Three
units were made of this design: one Westinghouse development unit,
plus two F.ngin,-ering Models - one for NASA and one for the Boeing
Company's (Seattle, Washington) developmental evaluation.
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80A/400 VDC EM/SSCP Outline Drawing (Type AVC-41)
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Figure 8-2
Type AVC-41 80A/400 VDC EM/SSCB Assembly Picture
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R . 3
	 IIVDC SSPC_ Packaging Iles ign
Figure 8-3, Outline/Installation Drawing, depicts the 40OV/5OA
SSPC Engineering Modeln. The units are designed for cold plate
mounting to provide cooling by conduction through the base to .he
mounting surface; this is a must for vacuum operation. Additional
convection cooling for non-vacuurn operation is provided by the
perforated cover.
Figure 8-4 depicts external and internal construction details.
The low level electronic components are mounted on two printed
circuit boards. The smaller dissipation parts are mounted on an
epoxy-coated bracket while the power switch transistors are mounted
on a copper heat sink. Two circular connectors are utilized; the
smaller one for control circuits, the larger one for HVDC power.
The copper channel heat sink was modified as follows during the
evaluation tests:
a. originally it was .090 aluminum and was changed to .125 copper
to reduce the thermal drop; and
b. the transistor mounting surface was finished to 16 rnicroinch
with .00025 in./in. flatness to enhance heat transfer in a
vacuum environment.
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SECTION IX
TEST AND EVALUATION (TASK VII)
9.1	 Task Objectives
The goals of this task were to:
A. evaluate unit performance and r_apahiIities;
b. verify compliance to specification requirements; and
c. compile and analyze test data.
'l . 2	 F.M/SSCH Eva 1 uat ions
Included in the following test data are significant paranu•ter
measurements and oscilloscope pictures depicting dynamic operating
performance. 'l'.jbles d -1 and 9-2 are a compilation of measulements
for the two units per the 'rest flan of Section VII. figures 9-1
through 9-4 show operations for loads of SOA, ROA, and 100A; supply
voltages of 200, 300, and 400 VDC; and temperatures of -55°C, k'r,
and +71°C. Noteworthy results are the low switch drops of .057
volts maximum and the low internal temperature rise under load
switching operation.
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Vtrip - - 5 VDC t = 1 msec.	 Vclose = 15 VDC t = 2 msec. /div.
I triP = .4A/div.
	
Iclose	 .4A/div.
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Figure 9-1
AVC-41 EM/SSCB
Close and Trip Coil Current Waveforms
30OV/80A DC Load
Load Voltage Vs. Trip and Close Currents
Top:	 Vload - SOV/div. t = 1 msec. /div. Top:	 Vload	 50 div. t = 1 msec. /div.
	:'
Bottom: I.= .4A/div. (30 VDC) 	 Bottom: I close - IA/div. (30 VDC). rip
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L
Figure 9
AVC-41 EM/SSCB
200 VDC Operation
Switch Voltage Waveforms
Close and Trip Signals = 30 VDC
Close:	 msec./'div.	 Trip:	 1 mse, ./div.
200 VDC/50A Operation
200 VI1C,' 100P. Operation
for All P:c:ures: Vswitc.h = 50V/div.
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Figure 9-3
AVC-41 EM/SSCB
300 VDC and 400 VDC Operation
Switch Voltage Waveforms
Close and Trip Signals = 30 VDC
Close:	 2 msec./div.
	 Trip:	 1 msec./div.
300 VDC/100A Operation
400 VDC/80A Operation
For All Pictures: Vswitch = SOV/div.
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Figure 9-4
2 msec./div.
AVC-41 EM/SSI:B
-55°C and +71°C Performance
300 VDC/80A Operation
Close and Trip Signals = 30 VDC
Trip:	 1 msec./div.
-55°C Ambient
+71 0 C Ambient
For All Pictures: Vswitch
	
50V/div.
9.3
	 HVDC SSPC Evaluation
Table 9-3 is a summary of significant test data for the three
Engineering Model HVDC SSPCs. Figures 9-5 through 9-7 are plots of
parametric data. Load switching oscilloscope pictures are shown in
Figure 9-8, while overload and short circuit performances are shown
in Figures 9-9 and 9-10. The lOOOV spike tran:ii nt test response
is shown in Figure 9-11, and turn-on into the critical %-slue of
lord _apacitance for this design, 10 JJF, Which just causes SSPC
trip-off at turn-on. The amount of resistive load in parallel from
SA to 50A, has little effect on whether SSPC will or will not trip
eff, although the trip-off time varies slightly from 90 psecinds
at 5A load to 75 useconds at SOA preload.
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Overcurient Trip Time Characteristics
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SSPC Efficiency Vs. Load Current and Supply Voltage
9
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Figure 9-8
Turn-On/Turn-Off, Rise & Fall Times
Load Current 20A/Div. Vs. Temperature
Time 1 ms./div.	 'rime 100 psec./div.
—	 —^-- RI S E
1	 f	 _ _.
i
f
+25°C
-40°C
+100°C
9-1's
0066R
—	 A
+1008C
70A Level
	
100A Level
. 10 ms./div.	 20 usec./div.
20 ms./div.	 50 usec./div.
+259C
-40*C
50 ms./div.	 2u usec. /div.
Figure 9-9
i	 Overcurrent Trip Times Vs. Temperature 	 I
Load Current 20A/Div.
9-14
10 psec./div.	 10 psec./div.
20 psec./div.	 In +^ mac. /^iiv.
9-15
+25'C
n
I
-40'C
+1009C
P
M-1
A
Figure 9-10
Short Circuit Trip Times Vs. Temperature
Load Current 40A/Div.
Turn On Short Circuit	 50A Pre-Load to Short Circuit
200V/div.
0.5 usec./div.
Figure 9-11
Transient Voltage Teats
LOAD VOLTAGE TERMINAL
	 Load Voltage with 1000V Transient
SSCB ON
at Pc.wer Input Terminal
SSCB ON
200V/div.
0.5 ysec./div.
i
r
Load Voltage with 1000V Transient
LOAD VOLTAGE TERMINAL
	
at Power Input Terminal
S.5CB OFF
	 SSCB OFF
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Load Current Turn-On Into 10 uF
and 5A Load
40A/div.
20 usec./div.
Load Current Turn-On Into 10 uF
and 25A Load
40A/div.
20 usec./div.
'J
Load Current Turn-On Into 10 uF
and 50A Load
40A/div.
20 usec./div.
Figure 9-12
Capacitive Load T2sts
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9.4
	 IiVDC SSPC Vacuum Chamber Test
9.4.;
	 Test Objectives
The purpose of this evaluation is to verify and measure SSPC
performance under a vacuum condition. The following tests will be
performed on one EM unit at a vc-A-uum of 10 -4 to 10 6 torr and
at 25 + 5°C ambient.
a. Dielectric test between all terminals to case and power
terminals to control terminals.
b. Take oscilloscope pictures of the SSPC switch voltage for
turn-on and turn-off with 300 VDC/50A load.
Pleasure and record power transistor heat sink:, case, and
mounting plate temperatures (stabilized values) with 50A load
condition.
d. Measure the SSPC switch drop, load current, 28 VDC supply
voltage, and current.
PRECEDING PAGE BLANK NOT FILMED
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9.4.2	 Test Summary
The test set-up is sYz;- •n in FiS-,re y -:?, and significant
results of this test are as follows:
Test Pressure	 10-5 torr (approx. 80 miles altitude)
Dielectric Test	 Leakage @ 1 KVDC is less than .23 pa.
A (D60T - Heat Sink) 	 .11°C/W
9 (Heat Sink - Base)	 .29 0C /W
6 (Base - Mounting Plate)	 .55°C/W
9TOT (D60T - Mounting Plate) 	 .95°C/W
PDISS @ 300 VDC/50A Load	 114W
Efficiency @ 300 VDC/50A Load 99.2%
Max. Cold Plate Oper. Temp.	 10°C (50°F)--
The Thermal Data Plot, Figure 9-14, shows the thermal drop
profile which represents virtually stabilized values. Figures 9-15
and 9-16 slow the NICOLET Storage Displays of load switching; room
ambient and vacuum operation are essentially the same.
'-Based on 100W maximum dissipation and D60T transistor maximum case
temperature of 105°C using AS-4613, Class A Reliability Criteria.
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Figure 9-15
1,tcuum Chamber Te.SL
^S1'C Switch Voltoge Turn-On Waveforms
VUC = 30UV, l load = 50A
1'i:	 ...I L,) i j ",till i .	 :	 (ON ) = 2. (14 insv,	 . T l i a I I ) = 12 llse(
Iltrtu ! iii dL lU -5 1„1:	 i	 -.u') msu(	 ,	 (1.,ii)	 13 ),tiut..
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Vacuum Chamber Test (Continued)
SSPC Switch Voltage Turn-Off Waveforms
I,aboratory Ambient	 i.)FT) = 1.93 msec., T (rise) = 5 i`4 U^
9.4.3
	 Design Recommendation
The SSPC packaging design used conventional packaging/mounting
techniques in meeting both bench and vacuum chamber performance
requirements. While the mounting surface temperature of 10 0C
(50 0 F) required to maintain the power transistor junction
temperature at a safe value is not too unreasonable, it might be
justified to consider a unitized or integrated base heat sink and a
higher quality finish on the SSPC base mounting surface interface.
This would eliminate heat sink base interface and reduce the
thermal drop between the SSPC base and the mounting surface which
accounted for 76 0 C of the 95 0 C thermal rise from mounting
surface to the power transistors. Figure 9-17 depicts a modified
SSPC base heat sink design utilizing finishes of 16 microinch CLA
(polish) with .00050 in./in. flatness on both SSPC base and the
mounting surface. With a dry interface (i.e., no thermal compound
or material) and a torque of 30 in.-lbs. (8.5 N-M), the calculated
thermal characteristics are as follows:
0 (D60T - Heat Sink)	 .11 1C/W
0 (Heat Sink - Base)	 .27 0C /W
0 (Base - Mounting Plate)	 .18°C/W
0 (D60T - Mounting Plate)	 .56 0C /W
Max. Mounting Plate Oper. Temp. for T (D60T) of 105 0 C	 43°C
PRE-CEDING PAGE BLANK NOT FILMS?
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b. Outwaid Flange
Design
a. Inward Flange
Des igr.
Figure 9-17
50A/400 VDC SSPC With integral Base and Heat Sink
9-7.7
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80A/200-400V EM/SSCB
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APPENDIX A
DESCRIPTION
TYPE AVC-45
SOLID STATE POWER CONTROLLER
DC LOAD SWITCHING SPST—NO
25 AMPERES, 500-110OVDC
PPROVAL
	 DATE
ngi nee r / //
	
'^1	 Z
e j Sect. Moir.	 G r/
WESTINGHOUSE ELECTRIC CORP.
AEROSPACE ELECTRICAL DIV.
®	 LIMA, OHIO, U. S. A..
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838,3
DESIGN SPEC. NO.
Il	 D-774154
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larketing SyV. Mgr.
)ual. & Rel. tngrg.
wrv. Stan.-crds
A-1
?I	 _F
ELECTRICAL CHARACTERIS'T'ICS (-40 to 100 0C ambient temperature unless
otherwise specified)
General
Circuit arrangement ..............
Insulation resistance............
Dielectric , .thstanding voltage..
Isolation ........................
Life (operating cycles)..........
Radio interference ...............
Leakage currant... .............
Power dissipation (rated load)
"ON" ...........................
"OFF" ..........................
"TRIPPED" ......................
Efficiency at 50OV/25A DC Load
Minimum ........................
Power Circuit
Operating Supply Vol age.........
Switch Voltage Drop .............
Rupture Opacity .................
Fault Protection .................
Trip Free ........................
Response 'Times
Turn-On and Turn-Off ............. .
Commutation ......................
Time between Operations..........
Power-Up Turn-On Time............
Control Circuit
Supply Voltage ...................
Supply Current.. .................
Supply Voltage UV Protection.....
"ON" Voltage.....
"OFF" Voltage....
Voltage..........
Current..........
t Means...........
Reset............
SPST NO
100 megohms minimum
Applicable, 2000VAC, 1 min.
Applicable, 2000VAC, 1 min.
10 6 minimum
Applicable
10.0 milliamperes maximum
40W
12W
12W
99.6%
500-l'OOVDC
1.5VDC maximum (250C
50 amperes minimum (500-110OVDC)
500-110OVDC operation: Per Fig. 1
50OVDC operation: Buss Fuse #
Applicable	 NOS-35
10.0 ±5.0 milliseconds
128 110.0 milliseconds
153 milliseconds minimum
20 milliseconds maximum
28 ±7VDC
.13ADC maximum
19.0 ±1.OVDC with 8.0 ±2.0
milliseconds time delay
4 volts DC maximum
2 volts DC maximum
111 volts DC maximum (open circuit
15ma DC maximum (short circuit)
Removal of control command voltage
10.0 ±5.0 milliseconds
Control Command
Control Command
Control Command
Control Command
OC Lockout Rese
Removal Time to
Vd* Trr't
AVC-4 5
-ART »o.
CM.
ANKMACt RI TlICU 1XV.
COOL 10996T PM.
emc. NO.
D-774 154
wsET	 2
	
or 5
A-2
Indication (Front Panel)
"ON" State (Load Energized)......
"OFF" State (Load De-energized)..
TRIPPED State (Subsequent to
Overcurrent Trip)..
GREEN LED "ON"
CLEAR LED "ON"
CLEAR AND RED LED's "ON"
1011 If It
•Awf NO
WK"NOIriO M RKIM cm.
AIRMAU MACTIK-AA DfV.
® wu►, Ohio. U. L A. @
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Figure 1. Overcurrent protection 1KV/25A DC SSPC
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APPENDIX B
\PPROVAL	 DATE I
DESCRIPTION
TYPE AVC-41
LATCH-TYPE CIRCUIT BREAKER
WITH SOLID STATE COMMUTATION
DC LOAD SWITCHING, SPST-NO
80 AMPERES, 200-40OVDC
2' 7. Z -N
M
Lki
WESTINGHOUSE ELECTRIC CORP.
AEROSPACE ELECTRICAL DIV.
o
w	 LIMA, OHIO, U. S. A.. o
ly
ngi nee r
)(, s^ n Sect. Mgr.	
p/^
,1orki-lingAyst. h1gr.
:?ual. & Rcl. Engrg.
Sunv. Stan,,ar,!s
REV	 CODE iDENT NO
83843
DESIGN SPEC. NO.
D-774147
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PERFORMANCE SPECIFICATIONS
Main Contact:
Rated Voltage
Maximum Operating Voltage
Continuous Current
Interruption Maximum
Commutation Method
Volt Drop at 80A
Latch ME.chanism:
Auxiliary Contacts:
Voltage DC
Current Resistive
Current Inductive
Voltage AC
Current AC
Temperature Range:
Operating Voltage Maximum/Minimum:
Operating Time (Seconds at 25 0C - Close:
Trip:
Number of Operations:
Close Coil Res:
Trip Coil Res:
Weight:
Size: (L x W x H)
Stud Size:
Connector:
S PS T-NO
200-40OVDC
'50VDC
80 Amp•-^res
100 Amperes
Transistor Transfer
.20 Max.
P. M. Type
4 Form C
30 V, It-
7.5 unperes
7.5 Amperes
125 Volts
7.5 Amperes
-55 0C to 710C Ambient
30/15 Volts
.025 Seconds at iS Volts
.025 Seconds at 15 Volts
TB D
3.4 Ohms
3.4 Ohms
3.5 lbs. est.
5.48 x 3.50 x 5.87
1/4 - 28 UNF-2A
MS 24265 R16B24PNX
Ron TrrS
AVC-41
PAP  NO.
WESTINGHOUSE ELECTRIC CORP.
AEROSPACE ELECTRICAL DIV.
LIMA, OHIO, U. S. A. *
cops ID[MT NO.
83843
s•tc. NO.
D-774147
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APPENDIX C
DESCRIPTION
TYPE AVC-43
SOLID STATE POWER CONTROLLER
DC LOAD SWITCHING SPST—NO
50 AMPERES, 200-40OVDC
APPROVAL	 DATE
ngineer
),-sign Sect. Mgr.
.1arkefing Syst. Mgr.
;;ual. & Rol. Engrg.
Sunv. Stan.,ards
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ELECTRICAL CHARACTERISTICS (-40 to 100 0C ambient temperature unless
otherwise specified)
General
Circuit arrangement ..............
Insulation resistance............
Dielectric withstanding voltage..
Isolation........................
Life (operating cycles)..........
Radio interference ...............
Leakage current ..................
Power dissipation
"ON ,' ...........................
"OFF .. ..........................
TRIPPED .. ......................
Efficiency
Minimum....... .................
Objective ......................
Power Circuit
Supply voltage ...................
Current
Rated (no load to 100% rated)..
SPST NO
100 megohms minimum
Applicable, 1500VAC, 1 min.
Applicable, 1500VAC, 1 min.
10 minimum
Applicable
5.0 milliarn aeres maximum
100 watts
5.0 watts
5.0 watts
99.0%
99.5%
200-40OVDC operating
50OVDC maximum peak transient
50 amperes do
Voltage drop (no load to rated).. 1 90 volts do maximum
Rupture capacity ................. 	 500 amperes minimum
Overshoot circuit
Amplitude......................
Time. ...................
Fail safe I^t ....................
Response
Turn-on time ...................
Rise time ......................
Turn-off time ..................
Fall time ......................
Trip free ........................
Trip time
Nonrepetitive reset............
Repetitive resetting...........
3000% of rated current maximum
10 microseconds maximum
62,500
.01-10 milliseconds
.01-.50 milliseconds
.01-10 milliseconds
.01-1.0 milliseconds
Applicable
See Figure 1
30 seconds minimum between resets
T	 W25TW alcm CCW.
	 Copt IO["T MO.
ANWACE	 Dri.
® WAX OHIO, U. S. A. @
MtC. No.
D-774149
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AVC-43
PART NO.
A-10
Control Circuit
Supply Voltage ...................
SupplyCurrent ...................
Turn-On Voltage ..................
Turn-Off Voltage .................
Input Current ....................
Input Transients .................
28 {'7 volts do
150 milliamperes do maximum
4.0 volts do maximum
2.0 volts do minimum
10.0 milliamperes maximum at 6VDC
Applicable
	
Removal Time to Reset............
	
5.0 milliseconds minimum
	
............	 20.0 milliseconds maximum
Undervoltage Protection
Operating Level ..................
Time Delay ..................... _
Status Indication Signal
Tripped ..........................
Not Tripped ......................
18.0 ±3.0 volts do
5-15 milliseconds
0.5 volts do max. when sinking
.040 milliamperes max.
10 microamperes max. leakage
at 30 volts do
WliTMIOIIOIIf^ KW MC CM.
AMMACK VCTMCAL ON.
® UM& CM, U. L A. @
Coos IosMr MO.
93M
Spec Mo.
D-774149
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